High throughput VLSI architecture of a fast mode decision algorithm for H.264/AVC intra prediction

Intra coding in H.264/AVC has significantly enhanced the video compression efficiency. However, computation complexity increases due to the rate-distortion (RD) based mode decision. This paper proposes a new fast mode decision algorithm in H.264/AVC intra prediction and its VLSI architecture. A new edge-detection pattern is proposed and both edge-detection technique and spatial mode prediction technique are combined together to reduce intra 4x4 candidate mode number from 9 to an average of 2.42. This algorithm is the only hardware-oriented algorithm which can reduce the number of 4times4 candidate mode to less than 4. VLSI architecture of intra mode decision module is designed with TSMC 0.18 mum CMOS technology. The maximum frequency of 285 MHz is achieved and 13.1 k gates are required. High frequency, efficient processing cycle reduction and small area make this design to be an excellent accelerator for HDTV 1080p@30fps real time encoder.

[1]  Liang-Gee Chen,et al.  Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[2]  King Ngi Ngan,et al.  An Efficient Intra Mode Selection Algorithm For H.264 Based On Fast Edge Classification , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[3]  Xuemin Chen,et al.  Video coding using the H.264/MPEG-4 AVC compression standard , 2004, Signal Process. Image Commun..

[4]  Qiang Peng,et al.  A Fast Transform Domain Based Algorithm for H.264/AVC Intra Prediction , 2007, 2007 IEEE International Conference on Multimedia and Expo.

[5]  K. Ichige,et al.  Intra Prediction Mode Decision in H.264/AVC Using DCT Coefficients , 2006, 2006 International Symposium on Intelligent Signal Processing and Communications.

[6]  Tian-Sheuan Chang,et al.  A High-Definition H.264/AVC Intra-Frame Codec IP for Digital Video and Still Camera Applications , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[7]  Jhing-Fa Wang,et al.  A Fast Mode Decision Algorithm and Its VLSI Design for H.264/AVC Intra-Prediction , 2007, IEEE Transactions on Circuits and Systems for Video Technology.

[8]  Chou-Chen Wang,et al.  Fast Intra-Mode Decision in H.264 using Interblock Correlation , 2006, 2006 International Conference on Image Processing.

[9]  Tian-Sheuan Chang,et al.  A 61MHz 72K Gates 1280×720 30FPS H.264 Intra Encoder , 2007, 2007 IEEE International Conference on Acoustics, Speech and Signal Processing - ICASSP '07.

[10]  Oscar C. Au,et al.  Fast intra-prediction mode selection for 4A blocks in H.264 , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..

[11]  Jhing-Fa Wang,et al.  A Simple and Robust Direction Detection Algorithm for Fast H.264 Intra Prediction , 2007, 2007 IEEE International Conference on Multimedia and Expo.

[12]  G. Bjontegaard,et al.  Calculation of Average PSNR Differences between RD-curves , 2001 .

[13]  Susanto Rahardja,et al.  Fast intra mode decision algorithm for H.264-AVC video coding , 2004, 2004 International Conference on Image Processing, 2004. ICIP '04..

[14]  S. Kasaei,et al.  Fast Intra-Prediction Mode Decision in H.264 Advanced Video Coding , 2006, 2006 10th IEEE Singapore International Conference on Communication Systems.

[15]  Susanto Rahardja,et al.  Fast mode decision algorithm for intraprediction in H.264/AVC video coding , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[16]  Satoshi Goto,et al.  A VLSI architecture design of an edge based fast intra prediction mode decision algorithm for h.264/avc , 2007, GLSVLSI '07.