A power efficient MDAC design with correlated double sampling for a 2-step-flash ADC

This paper describes implementation issues for high speed 2-step-flash analog-to-digital converters (ADCs) without digital correction. A novel implementation for a multiplying digital-to-analog converter (MDAC) is described, which is a sample-and-hold amplifier, which includes a DAC, residue amplification and correlated double sampling (CDS), thereby omitting two-phase compensation differences. No digital correction is needed because linearity of the 2-step-flash ADC is provided by a capacitor-array matching and CDS prevents missing codes due to offset in the MDAC.

[1]  Vishal Saxena,et al.  Systematic design of multi-bit continuous-time delta-sigma modulators using two-step quantizer , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[2]  Un-Ku Moon,et al.  A 2.5 V 10 b 120 MSample/s CMOS pipelined ADC with high SFDR , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[3]  Maurits Ortmanns,et al.  Continuous time sigma-delta A/D conversion : fundamentals, performance limits and robust implementations , 2006 .

[4]  R. Jacob Baker.  Cmos: Mixed-Signal Circuit Design , 2002 .

[5]  Un-Ku Moon,et al.  The effect of switch resistance on pipelined ADC MDAC settling time , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[6]  I-Ching Chen,et al.  A 1-GS/s 6-Bit Two-Channel Two-Step ADC in 0.13-$\mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.