A power efficient MDAC design with correlated double sampling for a 2-step-flash ADC
暂无分享,去创建一个
[1] Vishal Saxena,et al. Systematic design of multi-bit continuous-time delta-sigma modulators using two-step quantizer , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).
[2] Un-Ku Moon,et al. A 2.5 V 10 b 120 MSample/s CMOS pipelined ADC with high SFDR , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).
[3] Maurits Ortmanns,et al. Continuous time sigma-delta A/D conversion : fundamentals, performance limits and robust implementations , 2006 .
[4] R. Jacob Baker. Cmos: Mixed-Signal Circuit Design , 2002 .
[5] Un-Ku Moon,et al. The effect of switch resistance on pipelined ADC MDAC settling time , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[6] I-Ching Chen,et al. A 1-GS/s 6-Bit Two-Channel Two-Step ADC in 0.13-$\mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.