An energy recovery D flip-flop for low power semi-custom ASIC design
暂无分享,去创建一个
[1] Vojin G. Oklobdzija,et al. Clocked CMOS adiabatic logic with integrated single-phase power-clock supply , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[2] Suhwan Kim,et al. Charge-recovery computing on silicon , 2005, IEEE Transactions on Computers.
[3] Li Xiao. Design of Low Voltage Charge-Recovery Logic Circuit , 2001 .
[4] Kaushik Roy,et al. Ultra Low-Power Clocking Scheme Using Energy Recovery and Clock Gating , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[5] V.G. Oklobdzija,et al. Improved sense-amplifier-based flip-flop: design and measurements , 2000, IEEE Journal of Solid-State Circuits.
[6] Qi Feng. The implementation of NCO based on CORDIC algorithm , 2007 .
[7] Yu Jun-jun. Design of Clocked Transmission Gate Adiabatic Logic Circuit and SRAM , 2006 .
[8] A. Kramer,et al. Adiabatic Computing with the 2n-2n2d Logic Family , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.
[9] A. Al-Khalili,et al. Power reduction in energy recovery and square-wave clock distribution networks operating at half frequency with dual-edge triggered flip-flops , 2008, 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference.
[10] Marios C. Papaefthymiou,et al. Energy recovering ASIC design , 2003, IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings..
[11] V.S. Sathe,et al. Energy-Efficient GHz-Class Charge-Recovery Logic , 2007, IEEE Journal of Solid-State Circuits.
[12] Deog-Kyoon Jeong,et al. An efficient charge recovery logic circuit , 1996, IEEE J. Solid State Circuits.