A performance-aware I/O interface for 3D stacked memory systems

A low-power and high-performance three-dimensional (3D) baseband point-to-point (P2P) memory interface is presented. To improve both signal integrity and power efficiency, an optimization approach is utilized on the entire 3D architecture, including through-silicon via (TSV), and I/O interface channel in a 65 nm CMOS technology. The 3D TSV and μbump channels are modeled to generate S-parameters using a 3D EM solver tool (HFSS). The system performance is demonstrated after the optimization process. The results reveal that the whole structure achieves an energy efficiency of 1.52 pJ/b 2.3 Gb/s data rate.

[1]  Hsien-Hsin S. Lee,et al.  An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.

[2]  Yong Liu,et al.  A compact low-power 3D I/O in 45nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[3]  Hossein Shamsi,et al.  Automatic Design and Yield Enhancement of Data Converters , 2017, J. Circuits Syst. Comput..

[4]  Zheng Wang,et al.  Analog circuit optimization system based on hybrid evolutionary algorithms , 2009, Integr..

[5]  Byungsub Kim,et al.  Current-Mode Transceiver for Silicon Interposer Channel , 2014, IEEE Journal of Solid-State Circuits.

[6]  Jaejin Lee,et al.  A 1.2 V 8 Gb 8-Channel 128 GB/s High-Bandwidth Memory (HBM) Stacked DRAM With Effective I/O Test Circuits , 2015, IEEE Journal of Solid-State Circuits.

[7]  Mohammad Shokouhifar,et al.  Systematic design of analog integrated circuits using ant colony algorithm based on noise optimization , 2016 .

[8]  Byungsub Kim,et al.  A 40-mV-Swing Single-Ended Transceiver for TSV with a Switched-Diode RX Termination , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Cheng Li,et al.  A 25 Gb/s Hybrid-Integrated Silicon Photonic Source-Synchronous Receiver With Microring Wavelength Stabilization , 2016, IEEE Journal of Solid-State Circuits.

[10]  Hossein Shamsi,et al.  Resilient design of current steering DACs using a transistor level approach , 2017 .

[11]  Hossein Shamsi,et al.  Yield‐aware sizing of pipeline ADC using a multiple‐objective evolutionary algorithm , 2017, Int. J. Circuit Theory Appl..

[12]  Keith Kim,et al.  HBM (High Bandwidth Memory) DRAM Technology and Architecture , 2017, 2017 IEEE International Memory Workshop (IMW).

[13]  Joungho Kim,et al.  Design of an On-Interposer Passive Equalizer for High Bandwidth Memory (HBM) with 30Gbps Data Transmission , 2016, 2016 IEEE 66th Electronic Components and Technology Conference (ECTC).

[14]  Mau-Chung Frank Chang,et al.  10.2 A 38mW 40Gb/s 4-lane tri-band PAM-4 / 16-QAM transceiver in 28nm CMOS for high-speed Memory interface , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[15]  Jaeha Kim,et al.  Yield-Aware Pareto Front Extraction for Discrete Hierarchical Optimization of Analog Circuits , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Yusuf Leblebici,et al.  A fully-digital spectrum shaping signaling for serial-data transceiver with crosstalk and ISI reduction property in multi-drop memory interfaces , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).