Per-bit sense amplifier scheme for 1GHz SRAM macro in sub-100nm CMOS technology

A sensing circuit is developed in order to produce a 1 GHz SRAM macro to be used in sub-100 nm CMOS technology nodes. It employs a sense amplifier for each bit-line pair in high-speed operations. The amplifier's optimized composition consists of just ten transistors and helps to minimize area overhead.

[1]  Marcel J. M. Pelgrom,et al.  Transistor matching in analog CMOS applications , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[2]  Y. Sambonsugi,et al.  A 320ps access, 3GHz cycle, 144Kb SRAM macro in 90nm CMOS technology using an all-stage reset control signal generator , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..