A TDM NoC supporting QoS, multicast, and fast connection set-up
暂无分享,去创建一个
[1] Kees G. W. Goossens,et al. Channel trees: Reducing latency by sharing time slots in time-multiplexed Networks on Chip , 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).
[2] Kees G. W. Goossens,et al. CoMPSoC: A template for composable and predictable multi-processor system on chips , 2009, TODE.
[3] Kees G. W. Goossens,et al. The aethereal network on chip after ten years: Goals, evolution, lessons, and future , 2010, Design Automation Conference.
[4] Jürgen Becker,et al. artNoC - A Novel Multi-Functional Router Architecture for Organic Computing , 2007, 2007 International Conference on Field Programmable Logic and Applications.
[5] Kees G. W. Goossens,et al. An efficient on-chip network interface offering guaranteed services, shared-memory abstraction, and flexible network configuration , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[6] Axel Jantsch,et al. Connection-oriented multicasting in wormhole-switched networks on chip , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).
[7] Gerard J. M. Smit,et al. An energy-efficient reconfigurable circuit-switched network-on-chip , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.
[8] Kees Goossens,et al. AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.
[9] Alain Greiner,et al. SPIN: a scalable, packet switched, on-chip micro-network , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[10] Kees G. W. Goossens,et al. Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases , 2007, First International Symposium on Networks-on-Chip (NOCS'07).
[11] Kees G. W. Goossens,et al. Aelite: A flit-synchronous Network on Chip with composable and predictable services , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[12] Avinoam Kolodny,et al. BENoC: A Bus-Enhanced Network on-Chip for a Power Efficient CMP , 2008, IEEE Computer Architecture Letters.
[13] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[14] Russell Tessier,et al. ASOC: a scalable, single-chip communications architecture , 2000, Proceedings 2000 International Conference on Parallel Architectures and Compilation Techniques (Cat. No.PR00622).
[15] William J. Dally,et al. Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.
[16] Srinivasan Murali,et al. Mapping and configuration methods for multi-use-case networks on chips , 2006, Asia and South Pacific Conference on Design Automation, 2006..
[17] Kees G. W. Goossens,et al. An on-chip interconnect and protocol stack for multiple communication paradigms and programming models , 2009, CODES+ISSS '09.
[18] Wim Vanderbauwhede,et al. Quarc: A High-Efficiency Network on-Chip Architecture , 2009, 2009 International Conference on Advanced Information Networking and Applications.
[19] Russell Tessier,et al. Adaptive system on a chip (ASOC): a backbone for power-aware signal processing cores , 2003, Proceedings 2003 International Conference on Image Processing (Cat. No.03CH37429).
[20] Ran Ginosar,et al. QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..
[21] Axel Jantsch,et al. Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[22] Federico Angiolini,et al. /spl times/pipes Lite: a synthesis oriented design library for networks on chips , 2005, Design, Automation and Test in Europe.
[23] Jens Sparsø,et al. The MANGO clockless network-on-chip: Concepts and implementation , 2006 .
[24] Manfred Glesner,et al. Adaptive and Deadlock-Free Tree-Based Multicast Routing for Networks-on-Chip , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[25] Jens Sparsø,et al. A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip , 2005, Design, Automation and Test in Europe.
[26] Altamiro Amadeu Susin,et al. SoCIN: a parametric and scalable network-on-chip , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..
[27] L. Benini,et al. Xpipes: a network-on-chip architecture for gigascale systems-on-chip , 2004, IEEE Circuits and Systems Magazine.
[28] Kees G. W. Goossens,et al. A TDM slot allocation flow based on multipath routing in NoCs , 2011, Microprocess. Microsystems.
[29] Alain Greiner,et al. Micro-network for SoC: implementation of a 32-port SPIN network , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[30] Erik Svensson,et al. SoC BUS : The solution of high communication bandwidth on chip and short TTM , 2002 .
[31] Théodore Marescaux,et al. Dynamic time-slot allocation for QoS enabled networks on chip , 2005, 3rd Workshop on Embedded Systems for Real-Time Multimedia, 2005..
[32] Kees Goossens,et al. Online allocation for contention-free-routing NoCs , 2012, INA-OCMC '12.
[33] Arnab Banerjee,et al. An Energy and Performance Exploration of Network-on-Chip Architectures , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[34] Om Prakash Gangwal,et al. An efficient on-chip NI offering guaranteed services, shared-memory abstraction, and flexible network configuration , 2005 .
[35] Gerard J. M. Smit,et al. A virtual channel network-on-chip for GT and BE traffic , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).