Comprehensive Background Calibration of Time-Interleaved Analog-to-Digital Converters

A dynamic path-mismatch calibration operating on direct derivative information (DDI) augments the reference-path equalization technique of that treats static mismatch errors in time-interleaved (TI) analog-to-digital converters (ADC). The approach results in a comprehensive background calibration of interleaved ADC arrays suitable for digitizing wideband inputs. The DDI of the analog input is produced by a passive high-pass filter (HPF) followed by a zero-crossing comparator, and subsequently utilized in the process to extract the dynamic mismatch profiles of the TI conversion paths, i.e., timing skew, bandwidth mismatch, etc. A zero-forcing algorithm drives the adaptive tuning procedures of the converter front-end circuits to eliminate the mismatch errors at source. The non-idealities of the DDI circuitry and their impact on the calibration performance are discussed. Behavioral simulation of an 8-bit, 20-GS/s TI-ADC reveals that signal-to-noise plus distortion ratio (SNDR) and spurious-free dynamic range (SFDR) over 47 dB and 70 dB, respectively, can be routinely obtained for single-tone inputs from DC to Nyquist after calibration, demonstrating the efficacy of the proposed technique.

[1]  M El-Chammas,et al.  A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration , 2011, IEEE Journal of Solid-State Circuits.

[2]  Matthew Martin,et al.  A 14b 2.5GS/s 8-way-interleaved pipelined ADC with background calibration and digital dynamic linearity correction , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  Claudio Nani,et al.  A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[4]  Haruo Kobayashi,et al.  Explicit analysis of channel mismatch effects in time-interleaved ADC systems , 2001 .

[5]  Yun Chiu,et al.  Background calibration of time-interleaved ADC using direct derivative information , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[6]  P.J. Hurst,et al.  A 10b 120MSample/s time-interleaved analog-to-digital converter with digital background calibration , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[7]  Charles K. Sestok,et al.  A 12b 1GS/s SiGe BiCMOS two-way time-interleaved pipeline ADC , 2011, 2011 IEEE International Solid-State Circuits Conference.

[8]  Borivoje Nikolic,et al.  A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS , 2013, IEEE Journal of Solid-State Circuits.

[9]  Wenbo Liu,et al.  Time-Interleaved Analog-to-Digital Conversion With Online Adaptive Equalization , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Jan Mulder,et al.  An 800 MS/s Dual-Residue Pipeline ADC in 40 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[11]  Pascal Urard,et al.  22.5 A 1.62GS/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[12]  Dusan Vlastimir Stepanovic,et al.  Calibration Techniques for Time-Interleaved SAR A/D Converters , 2012 .

[13]  Stephen H. Lewis,et al.  A Four-Channel Time-Interleaved ADC With Digital Calibration of Interchannel Timing and Memory Errors , 2010, IEEE Journal of Solid-State Circuits.

[14]  Jan Craninckx,et al.  A 70 dB SNDR 200 MS/s 2.3 mW dynamic pipelined SAR ADC in 28nm digital CMOS , 2014, 2014 Symposium on VLSI Circuits Digest of Technical Papers.

[15]  Chun-Cheng Huang,et al.  A CMOS 6-Bit 16-GS/s Time-Interleaved ADC Using Digital Background Calibration Techniques , 2011, IEEE Journal of Solid-State Circuits.

[16]  Yu Lin,et al.  An 11b 3.6GS/s time-interleaved SAR ADC in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[17]  Robert W. Brodersen,et al.  Background ADC calibration in digital domain , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[18]  U. Madhow,et al.  Comprehensive digital correction of mismatch errors for a 400-msamples/s 80-dB SFDR time-interleaved analog-to-digital converter , 2005, IEEE Transactions on Microwave Theory and Techniques.