A new design for built-in self-test of 5GHz low noise amplifiers

This paper presents a new low-cost built-in self-test (BIST) circuit for 5GHz low noise amplifier (LNA). The BIST circuit is designed for system-on-chip (SOC) transceiver environment. The proposed BIST circuit measures the LNA specifications such as input impedance, voltage gain, noise figure, and input return loss all in a single SoC environment.

[1]  R. Meyer.  Low-power monolithic RF peak detector analysis , 1995, IEEE J. Solid State Circuits.

[2]  Abhijit Chatterjee,et al.  A signature test framework for rapid production testing of RF circuits , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[3]  Bruce C. Kim,et al.  A new BIST scheme for 5GHz low noise amplifiers , 2004, Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004..

[4]  Gordon W. Roberts,et al.  A built-in self-test strategy for wireless communication systems , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[5]  Doris Lupea,et al.  RF-BIST: loopback spectral signature analysis , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[6]  Jerzy Dabrowski.  BiST model for IC RF-transceiver front-end , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[7]  M. Soma.  Challenges and approaches in mixed signal RF testing , 1997, Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334).