A high-frequency and high-resolution fourth-order /spl Sigma//spl Delta/ A/D converter in BiCMOS technology

A high-performance cascaded sigma-delta modulator is presented. It has a new three-stage fourth-order topology and provides functionally a maximum signal to quantization noise ratio of 16 bits and 16.5-bit dynamic range with an oversampling ratio of only 32. This modulator is implemented with fully differential switch-capacitor circuits and is manufactured in a 2-/spl mu/m BiCMOS process. The converter, operated from +/-2.5 V power supply, +/-1.25 V reference voltage and oversampling clock of 48 MHz, achieves 97 dB resolution at a Nyquist conversion rate of 1.5 MHz after comb-filtering decimation. The power consumption of the converter is 180 mW. >

[1]  W. Sansen,et al.  A 16-b 320-kHz CMOS A/D converter using two-stage third-order Sigma Delta noise shaping , 1993 .

[2]  K. Lee.  Low-destortion switched-capacitor filter design techniques , 1985 .

[3]  C.A. Laber,et al.  A family of differential NMOS analog circuits for a PCM codec filter chip , 1982, IEEE Journal of Solid-State Circuits.

[4]  Bruce A. Wooley,et al.  Third-order cascaded sigma-delta modulators , 1991 .

[5]  Atsushi Iwata,et al.  A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping , 1987 .

[6]  M. Rebeschini,et al.  A 16-b 160-kHz CMOS A/D converter using sigma-delta modulation , 1990 .

[7]  Robert G. Meyer,et al.  Relationship between frequency response and settling time of operational amplifiers , 1974 .

[8]  S. Garverick,et al.  A third-order multistage sigma-delta modulator with reduced sensitivity to nonidealities , 1991 .

[9]  Charles G. Sodini,et al.  Oversampled Analog-to-Digital Converters , 1993 .

[10]  R. Castello,et al.  A high-performance micropower switched-capacitor filter , 1985, IEEE Journal of Solid-State Circuits.

[11]  A. Nuttall.  Some windows with very good sidelobe behavior , 1981 .

[12]  Hae-Seung Lee,et al.  16-channel oversampled analog-to-digital converter , 1994 .

[13]  M. Copeland,et al.  A 13 bit ISDN-band oversampled ADC using two-stage third order noise shaping , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[14]  Hannu Tenhunen,et al.  Fourth order sigma-delta modulator circuit for digital audio and ISDN applications , 1989 .

[15]  Willy Sansen,et al.  A CMOS Fourth-order 14b 500k-sample/s Sigma-delta ADC Converter , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[16]  R. Khoini-Poorfard,et al.  On the effect of comparator hysteresis in interpolative /spl Delta//spl Sigma/ modulators , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[17]  Bernhard E. Boser,et al.  The Design of Sigma-Delta Modulation Analog-to-Digit a 1 Converters , 2004 .

[18]  F. O. Eynde,et al.  A high-speed CMOS comparator with 8-b resolution , 1992 .