FPGA realization of ALU for mobile GPU

Arithmetic Logic Unit (ALU) is the most important component of processors. All arithmetic and logical computations are performed inside the ALU. This paper presents the design and the implementation of the ALU. The design is based on Approximated Precision Shader and Look-Up Table (LUT) multiplier. The lookup table, Wallace tree, and Carry Look-ahead Adder (CLA) are used in combination to speed up the multiplier operation. The proposed ALU is designed using Verilog and verified using Xilinx Virtex-5 XC5VLX30 FPGA.

[1]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[2]  Sandeep Kakde,et al.  HDL Implementation of PN Sequence Generator Using Vedic Multiplication and Add & Shift Multiplication , 2015, 2015 Fifth International Conference on Communication Systems and Network Technologies.

[3]  Vinod Kapse,et al.  Design of speed, energy and power efficient reversible logic based vedic ALU for digital processors , 2012, 2012 Nirma University International Conference on Engineering (NUiCONE).

[4]  Pramod Kumar Meher.  New approach to LUT implementation and accumulation for memory-based multiplication , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[5]  Liang-Gee Chen,et al.  A 130.3 mW 16-Core Mobile GPU With Power-Aware Pixel Approximation Techniques , 2015, IEEE Journal of Solid-State Circuits.

[6]  Vojin G. Oklobdzija,et al.  High-Speed VLSI Arithmetic Units: Adders and Multipliers , 1999 .

[7]  Wei Li,et al.  Design and implementation of a high-speed reconfigurable multiplier , 2007, 2007 7th International Conference on ASIC.

[8]  Shuja A. Abbasi,et al.  Optimized Multiplier Based upon 6-Input Luts and Vedic Mathematics , 2013 .

[9]  Mohammed F. Tolba,et al.  High speed special function unit for graphics processing unit , 2014, 2014 9th International Design and Test Symposium (IDT).

[10]  Pramod Kumar Meher,et al.  LUT Optimization for Memory-Based Computation , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Gary Wayne Bewick.  Fast Multiplication: Algorithms and Implementations , 1994 .

[12]  M. Ramalatha,et al.  High speed energy efficient ALU design using Vedic multiplication techniques , 2009, 2009 International Conference on Advances in Computational Tools for Engineering Applications.