Design and implementation

How to build a software octopus in your basement, given 20 very smart monkeys and 20 years.

[1]  Manfred Glesner,et al.  A flexible approach and VLSI architecture for computing discrete time-frequency distribution , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).

[2]  P.E.R. Lippens,et al.  A heterogeneous HW-SW architecture for hand-held multimedia terminals , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).

[3]  T. Sansaloni,et al.  A study about FPGA-based digital filters , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).

[4]  A. Mtibaa,et al.  Design and implementation of a nonlinear acoustic echo canceller , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).

[5]  Ed F. Deprettere,et al.  Multiport memory and floating point Cordic pipeline in Jacobium processing elements , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).

[6]  R. E. Owen,et al.  A uniform analysis method for DSP architectures and instruction sets with a comprehensive example , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).

[7]  W.-C. Fang,et al.  A system-on-chip design of a low-power smart vision system , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).

[8]  R. Stewart,et al.  On implementation and design of filter banks for subband adaptive systems , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).

[9]  Sven Bauer,et al.  The MPEG-4 video coding standard-a VLSI point of view , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).

[10]  Ta-Wei Wang,et al.  Lossless compression of VQ indexes using search-order and correction codes , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).

[11]  K. Suzuki,et al.  A 16-bit parallel MAC architecture for a multimedia RISC processor , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).

[12]  Wonyong Sung,et al.  A performance evaluation of a RISC-based digital signal processor architecture , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).