A generalized modular redundancy scheme for enhancing fault tolerance of combinational circuits

Nano-scale devices are continuously shrinking, operating at lower voltages and higher frequencies. This makes them more susceptible to environmental perturbations and distinguished by their high dynamic fault rates. Redundancy techniques are widely used to increase the reliability of combinational logic circuits. In this work, soft error reliability is improved by using such techniques, and based on probability of occurrence for combinations at the outputs of circuits. A generalized modular redundancy scheme to enhance the reliability of combinational circuits is proposed. Additionally, several aspects regarding the application of this scheme are explored. This comprises types of redundant modules, complexity of voters and single versus multiple outputs protection. Also, a methodology for applying the generalized modular redundancy scheme is developed. Reliability analysis for various benchmarks from the LGSynth91 suite shows that the proposed methodology can achieve reliability figures higher than that of triple modular redundancy. In general, significant overhead savings are accomplished in addition to that superior reliability.

[1]  Lirida A. B. Naviner,et al.  Progressive module redundancy for fault-tolerant designs in nanoelectronics , 2011, Microelectron. Reliab..

[2]  John P. Hayes,et al.  Enhancing design robustness with reliability-aware resynthesis and logic simulation , 2007, ICCAD 2007.

[3]  Nur A. Touba,et al.  Partial error masking to reduce soft error failure rate in logic circuits , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[4]  John P. Hayes,et al.  Enhancing design robustness with reliability-aware resynthesis and logic simulation , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[5]  A. S. Sadek,et al.  Fault-tolerant techniques for nanocomputers , 2002 .

[6]  Kartik Mohanram,et al.  Reliability-driven don't care assignment for logic synthesis , 2011, 2011 Design, Automation & Test in Europe.

[7]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[8]  Ayed Al-Qahtani,et al.  Fault Tolerance Techniques for Sequential Circuits: a Design Level Approach , 2010 .

[9]  David J. Lilja,et al.  Fault tolerance for nanotechnology devices at the bit and module levels with history index of correct computation , 2011, IET Comput. Digit. Tech..

[10]  Jianbo Gao,et al.  Toward hardware-redundant, fault-tolerant logic for nanoelectronics , 2005, IEEE Design & Test of Computers.

[11]  Francis P. Mathur,et al.  Reliability Modeling and Analysis of General Modular Redundant Systems , 1975, IEEE Transactions on Reliability.

[12]  Bashir M. Al-Hashimi,et al.  Defect-tolerant n2-transistor structure for reliable nanoelectronic designs , 2009, IET Comput. Digit. Tech..

[13]  Xiaoxuan She,et al.  Notice of Violation of IEEE Publication Principles>BR>Selective Triple Modular Redundancy for Single Event Upset (SEU) Mitigation , 2009, 2009 NASA/ESA Conference on Adaptive Hardware and Systems.

[14]  Sandeep K. Shukla,et al.  Nano, quantum and molecular computing: implications to high level design and validation , 2004 .