Design of sparse mesh for optical network on chip

Nanoscale CMOS technologies are posing new network on chip concepts to IC designers. However, the electronic network on chip design faces many problems like energy consumption, long delay and limited bandwidth. Hence, optical network on chip appears as a good candidate to solve these problems. The advances in nanophotonic technology make it more realistic. A new sparse mesh is proposed for optical network on chip. Two types of non-blocking optical node architecture are also proposed to build up core node and switch node. The new architecture fully utilizes the property of XY routing in 2D mesh network, thus saving the number of microring resonators used. The comparisons are made with traditional mesh in number of microring resonators, loss and energy. The results show that the proposed sparse mesh achieves the best in all the aspects. For example, it uses 68% less number of resonators than the traditional mesh. We simulated 2D sparse mesh optical network on chip, and showed network performance under different traffic loads and data sizes. The results show sparse mesh achieves lower average delay and higher throughput than the traditional mesh.

[1]  Radu Marculescu,et al.  System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  S. Xiao,et al.  Multiple-channel silicon micro-resonator based filters for WDM applications. , 2007, Optics express.

[3]  Fabien Mieyeville,et al.  System Level Assessment of an Optical NoC in an MPSoC Platform , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[4]  E.J. Klein,et al.  Optical Network Components Based on Microring Resonators , 2006, 2006 International Conference on Transparent Optical Networks.

[5]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[6]  Qianfan Xu,et al.  12.5 Gbit/s carrier-injection-based silicon micro-ring silicon modulators. , 2007, Optics express.

[7]  Jörg Henkel,et al.  H. 264 HDTV Decoder Using Application-Specific Networks-On-Chip , 2005, 2005 IEEE International Conference on Multimedia and Expo.

[8]  Luca P. Carloni,et al.  Photonic NoC for DMA Communications in Chip Multiprocessors , 2007 .

[9]  Jörg Henkel,et al.  A design methodology for application-specific networks-on-chip , 2006, TECS.

[10]  Jürgen Teich,et al.  Packet routing in dynamically changing networks on chip , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[11]  Radu Marculescu,et al.  Energy-aware mapping for tile-based NoC architectures under performance constraints , 2003, ASP-DAC '03.

[12]  Ian O'Connor,et al.  Heterogeneous modelling of an optical network-on-chip with SystemC , 2005, 16th IEEE International Workshop on Rapid System Prototyping (RSP'05).

[13]  George Michelogiannakis,et al.  Approaching Ideal NoC Latency with Pre-Configured Routes , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[14]  Luca Benini,et al.  Networks on chip: a new paradigm for systems on chip design , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[15]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[16]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .