Architectural power analysis: The dual bit type method

This paper describes a novel strategy for generating accurate black-box models of datapath power consumption at the architecture level. This is achieved by recognizing that power consumption in digital circuits is affected by activity, as well as physical capacitance. Since existing strategies characterize modules for purely random inputs, they fail to account for the effect of signal statistics on switching activity. The dual bit type (DBT) model, however, accounts not only for the random activity of the least significant bits (LSB's), but also for the correlated activity of the most significant bits (MSB's), which contain two's-complement sign information. The resulting model is parameterizable in terms of complexity factors such as word length and can be applied to a wide variety of modules ranging from adders, shifters, and multipliers to register files and memories. Since the model operates at the register transfer level (RTL), it is orders of magnitude faster than gate- or circuit-level tools, but while other architecture-level techniques often err by 50-100% or more, the DBT method offers error rates on the order of 10-15%. >

[1]  J.B.G. Roberts,et al.  Figures of merit for VLSI implementations of digital signal processing algorithms , 1984 .

[2]  Massoud Pedram,et al.  Efficient estimation of dynamic power consumption under a real delay model , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[3]  P. M. Chau,et al.  A model for estimating power dissipation in a class of DSP VLSI chips , 1991 .

[4]  Peter No,et al.  Digital Coding of Waveforms , 1986 .

[5]  Doris Schmitt-Landsiedel,et al.  Optimization of high-speed CMOS logic circuits with analytical models for signal delay, chip area, and dynamic power dissipation , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Kurt Keutzer,et al.  Estimation of average switching activity in combinational and sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[7]  Jan M. Rabaey,et al.  Power estimation for high level synthesis , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.

[8]  K. Keutzer,et al.  On average power dissipation and random pattern testability of CMOS combinational logic networks , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[9]  Kurt Keutzer,et al.  Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulation , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Paul E. Landman,et al.  Low-power architectural design methodologies , 1995 .

[11]  Paul E. Landman,et al.  High-level power estimation , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[12]  D. A. Preece,et al.  Distributions of Final Digits in Data , 1981 .

[13]  Mark Horowitz,et al.  IRSIM: An Incremental MOS Switch-Level Simulator , 1989, 26th ACM/IEEE Design Automation Conference.

[14]  Sung-Mo Kang.  Accurate simulation of power dissipation in VLSI circuits , 1986 .

[15]  Joos Vandewalle,et al.  Estimation of typical power of synchronous CMOS circuits using a hierarchy of simulators , 1993 .

[16]  Ibrahim N. Hajj,et al.  An extension of probabilistic simulation for reliability analysis of CMOS VLSI circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[18]  Jan M. Rabaey,et al.  Activity-sensitive architectural power analysis for the control path , 1995, ISLPED '95.

[19]  R. Tjarnstrom.  Power dissipation estimate by switch level simulation (CMOS circuits) , 1989, IEEE International Symposium on Circuits and Systems,.

[20]  Farid N. Najm,et al.  McPOWER: a Monte Carlo approach to power estimation , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[21]  Miodrag Potkonjak,et al.  Fast prototyping of datapath-intensive architectures , 1991, IEEE Design & Test of Computers.

[22]  Ibrahim N. Hajj,et al.  Probabilistic simulation for reliability analysis of CMOS VLSI circuits , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  Farid N. Najm,et al.  Transition density, a stochastic measure of activity in digital circuits , 1991, 28th ACM/IEEE Design Automation Conference.