CMOS circuit simulation using Latency Insertion Method
暂无分享,去创建一个
[1] R. Master,et al. Modeling of power supply noise in large chips using the circuit-based finite-difference time-domain method , 2005, IEEE Transactions on Electromagnetic Compatibility.
[2] H. Asai,et al. Multi-Rate Latency Insertion Method with RLCG-MNA Formulation for Fast Transient Simulation of Large-Scale Interconnect and Plane Networks , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.
[3] Tadatoshi Sekine,et al. Matrix Order Reduction by Nodal Analysis Formulation and Relaxation-Based Fast Simulation for Power/Ground Plane , 2008, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..
[4] Jose E. Schutt-Aine,et al. Latency insertion method (LIM) for the fast transient simulation of large networks , 2001 .