Design aspects for CPI robust BEOL

In this paper we present our methodology to establish a quantitative comparison of the induced stresses at different locations of the package and their effect on the strength of the back-end-of-line (BEOL). A Chip Stack Package (CSP) with tight pitch and lead free solder joints is used as test vehicle. Different configurations of the interconnection between the solder balls and the BEOL, including a stiff passivation layer combined with a polyimide stress buffer layer with different thickness and openings are analyzed. It was found that the bending moment of the outermost solder joint induces high tensile stresses in the BEOL layer and this stress is reduced by increasing the thickness of the passivation layer. For this particular case, an optimal geometry of the stress buffer, in terms of thickness and open diameter is proposed. The stresses and energy release rate (ERR) induced on the BEOL is analyzed in a 2 metal layer configuration with different densities of via interconnections. The strength of the BEOL is improved when increasing both, the stiffness of the low-k material and the density of vias.

[1]  J. Michelon,et al.  Challenges in the implementation of low-k dielectrics in the back-end of line , 2005 .

[2]  Larry Zhao,et al.  Ultra Low-k Materials: Challenges of Scaling , 2010 .

[3]  Denis Shamiryan,et al.  Improving mechanical robustness of ultralow-k SiOCH plasma enhanced chemical vapor deposition glasses by controlled porogen decomposition prior to UV-hardening , 2010 .

[4]  J. Lau,et al.  Creep Analysis of Wafer Level Chip Scale Package (WLCSP) With 96.5Sn-3.5Ag and 100In Lead-Free Solder Joints and Microvia Build-Up Printed Circuit Board , 2000, Packaging of Electronic and Photonic Devices.

[5]  E. Beyne,et al.  Chip package interaction (CPI): Thermo mechanical challenges in 3D technologies , 2012, 2012 IEEE 14th Electronics Packaging Technology Conference (EPTC).

[6]  Nancy Heylen,et al.  Advanced Organic Polymer for the Aggressive Scaling of Low-k Materials , 2011 .

[7]  Karen Maex,et al.  Low dielectric constant materials for microelectronics , 2003 .

[8]  K. Vanstreels,et al.  Modeling the substrate effects on nanoindentation mechanical property measurement , 2009, EuroSimE 2009 - 10th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems.

[9]  H. Reichl,et al.  Reliability assessment of flip-chip assemblies with lead-free solder joints , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).

[10]  高橋 秀俊,et al.  Japanese Journal of Applied Physics , 1962, Nature.