Hardware implementation of a Viterbi decoder using the minimal trellis
暂无分享,去创建一个
[1] Volnei Pedroni. Digital Electronics and Design with VHDL , 2008 .
[2] A. N. Willson,et al. Low-power Viterbi decoder for CDMA mobile terminals , 1998 .
[3] W. Dehaene,et al. Energy-scalability enhancement of wireless local area network transceivers , 2004, IEEE 5th Workshop on Signal Processing Advances in Wireless Communications, 2004..
[4] Robert J. McEliece,et al. The trellis complexity of convolutional codes , 1995, Proceedings of 1995 IEEE International Symposium on Information Theory.
[5] L. Litwin,et al. Error control coding , 2001 .
[6] Florian Hug,et al. Searching for high-rate convolutional codes via binary syndrome trellises , 2009, 2009 IEEE International Symposium on Information Theory.
[7] Andrew J. Viterbi,et al. Error bounds for convolutional codes and an asymptotically optimum decoding algorithm , 1967, IEEE Trans. Inf. Theory.
[8] Volnei A. Pedroni. Circuit Design with VHDL , 2004 .
[9] J. Isoaho,et al. Design and Implementation of Viterbi Decoder with FPGAs , 1999, J. VLSI Signal Process..
[10] H. Suzuki,et al. A 2-Mb/s 256-state 10-mW rate-1/3 Viterbi decoder , 2000, IEEE Journal of Solid-State Circuits.
[11] Richard Demo Souza,et al. Convolutional codes under a minimal trellis complexity measure , 2006, IEEE Transactions on Communications.
[12] Richard Demo Souza,et al. Generalized punctured convolutional codes , 2005, IEEE Communications Letters.
[13] Alexandros Katsiotis,et al. New Constructions of Low-Complexity Convolutional Codes , 2009, 2009 IEEE International Conference on Communications.