Multi-culture diversity based self adaptive particle swarm optimization for optimal floorplanning

[1]  Eby G. Friedman,et al.  Physical Design Issues in 3-D Integrated Technologies , 2008, VLSI-SoC.

[2]  Jim Tørresen,et al.  Automatic Floorplanning and Interface Synthesis of Island Style Reconfigurable Systems with GoAhead , 2013, ARCS.

[3]  Maolin Tang,et al.  A Genetic Algorithm for VLSI Floorplanning Using O-Tree Representation , 2005, EvoWorkshops.

[4]  Miguel F. Anjos,et al.  Global Approaches for Facility Layout and VLSI Floorplanning , 2012 .

[5]  Hyunchul Shin,et al.  Integrated Circuit Floorplanning by Using an Analytical Algorithm , 2012, ICHIT.

[6]  Satoshi Yamane,et al.  An Application of Genetic Algorithms to Floorplanning of VLSI , 1998, Rough Sets and Current Trends in Computing.

[7]  Evangeline F. Y. Young,et al.  Integrated floorplanning and interconnect planning , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[8]  D. Gracia Nirmala Rani,et al.  Performance Driven VLSI Floorplanning with B*Tree Representation Using Differential Evolutionary Algorithm , 2011 .

[9]  David Pisinger,et al.  Guided Local Search for Final Placement in VLSI Design , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[10]  John M. Emmert,et al.  On Using Tabu Search for Design Automation of VLSI Systems , 2003, J. Heuristics.

[11]  S. Anand,et al.  Customized simulated annealing based decision algorithms for combinatorial optimization in VLSI floorplanning problem , 2011, Computational Optimization and Applications.

[12]  Anthony Vannelli,et al.  An Attractor-Repeller approach to floorplanning , 2002, Math. Methods Oper. Res..

[13]  Chaomin Luo,et al.  A nonlinear optimization methodology for VLSI fixed-outline floorplanning , 2008, J. Comb. Optim..

[14]  Pearl Y. Wang,et al.  A Genetic Algorithm for VLSI Floorplanning , 2000, PPSN.

[16]  Chuan-Wen Chiang.  ANT COLONY OPTIMIZATION FOR VLSI FLOORPLANNING WITH CLUSTERING CONSTRAINTS , 2009 .

[17]  Jason Cong,et al.  Thermal-Aware 3D Floorplan , 2010 .

[18]  Chin-Chuan Han,et al.  A Parallel Simulated Annealing Approach for Floorplanning in VLSI , 2009, ICA3PP.

[19]  Morteza Saheb Zamani,et al.  A New Neural Network Approach to the Floorplanning of Hierarchical VLSI Designs , 1995, IWANN.

[20]  A. Senthil Kumar,et al.  Thermal-Aware Non-slicing VLSI Floorplanning Using a Smart Decision-Making PSO-GA Based Hybrid Algorithm , 2015, Circuits Syst. Signal Process..

[21]  Guolong Chen,et al.  A PSO-based intelligent decision algorithm for VLSI floorplanning , 2010, Soft Comput..

[22]  Jing Liu,et al.  Moving Block Sequence and Organizational Evolutionary Algorithm for General Floorplanning , 2005, CIS.

[23]  Merav Aharoni,et al.  Rectangle Placement for VLSI Testing , 2015, CPAIOR.

[24]  Wojciech Maly,et al.  Floorplanning for 2.5-D Integration , 2010 .

[25]  Mohammad A. Ahmed,et al.  TSV- and delay-aware 3D-IC floorplanning , 2016 .