HONORS: : Advanced miniature processing hardware for ATR applications

Abstract The hybrid optoelectronic neural object recognition system (HONORS), underway at the jet propulsion laboratory (JPL), consists of two major building blocks: (1) an advanced grayscale optical correlator (OC) and (2) a massively parallel, neural 3-D processor (N3DP). The OC, with its inherent advantages in parallel processing and shift invariance, will be used for target of interest (TOI) detection and segmentation. The N3DP, with its robust neural learning capability, will be used for target classification and identification. HONORS, with its powerful combination of optical processing and neural networks, will enable real-time, large frame, automatic target recognition (ATR). This paper presents the system architecture and processing algorithms. We provide the results from simulations and experiments, including the detection, classification, and tracking of tanks and aircraft. We will also discuss the potential application of using HONORS for real-time digital palomar observatory survey system (DPOSS).

[1]  W. Pitts,et al.  A Logical Calculus of the Ideas Immanent in Nervous Activity (1943) , 2021, Ideas That Created the Future.

[2]  B V Kumar,et al.  Tutorial survey of composite filter designs for optical correlators. , 1992, Applied optics.

[3]  Abhijit Mahalanobis Correlation filters for object tracking, target reacquisition, and smart aim-point selection , 1997, Defense, Security, and Sensing.

[4]  T. Duong,et al.  The hardware results of a 64/spl times/64 analog input array for a 3-dimensional neural network processor , 1998, 1998 IEEE International Joint Conference on Neural Networks Proceedings. IEEE World Congress on Computational Intelligence (Cat. No.98CH36227).

[5]  Curtis Padgett,et al.  Detection and orientation classifier for the VIGILANTE image processing system , 1997, Defense, Security, and Sensing.

[6]  Tien-Hsin Chao,et al.  Real-time updatable optical wavelet processor , 1995, Defense, Security, and Sensing.

[7]  Jay E. Stockley,et al.  128 x 128 analog liquid crystal spatial light modulator , 1995, Defense, Security, and Sensing.

[8]  M. Turk,et al.  Eigenfaces for Recognition , 1991, Journal of Cognitive Neuroscience.

[9]  John S. Carson,et al.  Low power analog neurosynapse chips for a 3-D "sugarcube" neuroprocessor , 1994, Proceedings of 1994 IEEE International Conference on Neural Networks (ICNN'94).

[10]  Tien-Hsin Chao,et al.  Optoelectronically implemented neural network with a wavelet preprocessor , 1993, Optics & Photonics.

[11]  Tien-Hsin Chao,et al.  Portable optical wavelet processor , 1996, Defense, Security, and Sensing.