Optimization of CMOS Transistors for Low Power DC-DC Converters

This paper presents analytical derivation of optimum width of CMOS transistors to minimize losses in monolithic buck converters. High optimal width of CMOS transistors entails use of tapered inverter chain as gate driver. A novel technique called "width-switching" is presented, which can be easily incorporated along with the inverter chain to maintain maximum efficiency of buck converter over a range of output power levels. Experimental results from a chip containing optimal CMOS transistors for power levels between 50 mW and 200 mW are presented. Challenges in implementing the width-switching scheme, and technologies in which similar schemes can be used, are also discussed

[1]  Mary Jane Irwin,et al.  Transistor sizing for low power CMOS circuits , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Y. Katayama,et al.  High-power-density MHz-switching monolithic DC-DC converter with thin-film inductor , 2000, 2000 IEEE 31st Annual Power Electronics Specialists Conference. Conference Proceedings (Cat. No.00CH37018).

[3]  Kevin T. Kornegay,et al.  Integrated DC-DC converter design for improved WCDMA power amplifier efficiency in SiGe BiCMOS technology , 2003, ISLPED '03.

[4]  Mohamed N. Darwish,et al.  The dual-gate W-switched power MOSFET: a new concept for improving light load efficiency in DC/DC converters , 1997, Proceedings of 9th International Symposium on Power Semiconductor Devices and IC's.

[5]  P. Chapman,et al.  Fabrication and characterization of PDMA inductors , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[6]  Robert W. Brodersen,et al.  A low-voltage CMOS DC-DC converter for a portable battery-operated system , 1994, Proceedings of 1994 Power Electronics Specialist Conference - PESC'94.

[7]  M. Mino,et al.  A compact buck-converter using a thin-film inductor , 1996, Proceedings of Applied Power Electronics Conference. APEC '96.

[8]  M. Pasotti,et al.  Power efficient charge pump in deep submicron standard CMOS technology , 2003, Proceedings of the 27th European Solid-State Circuits Conference.

[9]  P.L. Chapman,et al.  Inductor design for monolithic DC-DC converters , 2003, IEEE 34th Annual Conference on Power Electronics Specialist, 2003. PESC '03..

[10]  Mary Jane Irwin,et al.  Minimizing power consumption of static CMOS circuits by transistor sizing and input reordering , 1995, Proceedings of the 8th International Conference on VLSI Design.

[11]  Gyu-Hyeong Cho,et al.  An integrated CMOS DC-DC converter for battery-operated systems , 1999, 30th Annual IEEE Power Electronics Specialists Conference. Record. (Cat. No.99CH36321).

[12]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[13]  Vivek De,et al.  Monolithic DC-DC converter analysis and MOSFET gate voltage optimization , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[14]  Patrick L. Chapman,et al.  Multi-layer spiral inductor design for monolithic DC-DC converters , 2003, 38th IAS Annual Meeting on Conference Record of the Industry Applications Conference, 2003..

[15]  Michel Declercq,et al.  A high-efficiency CMOS voltage doubler , 1998, IEEE J. Solid State Circuits.