A 3.46 Gb/s (9141,8224) LDPC-based ECC scheme and on-line channel estimation for solid-state drive applications
暂无分享,去创建一个
Hsie-Chia Chang | Chen-Yi Lee | Yen-Chin Liao | Chih-Lung Chen | Kin-Chu Ho | Chen-Yi Lee | Hsie-Chia Chang | Kin-Chu Ho | Chih-Lung Chen | Yen-Chin Liao
[1] Jian-Jia Weng,et al. BCH Code Selection and Iterative Decoding for BCH and LDPC Concatenated Coding System , 2013, IEEE Communications Letters.
[2] Yan Li,et al. 128Gb 3b/cell NAND flash memory in 19nm technology with 18MB/s write rate and 400Mb/s toggle mode , 2012, 2012 IEEE International Solid-State Circuits Conference.
[3] Shu Lin,et al. Low-density parity-check codes based on finite geometries: A rediscovery and new results , 2001, IEEE Trans. Inf. Theory.
[4] Pascal Urard,et al. A 360mW 105Mb/s DVB-S2 Compliant Codec based on 64800b LDPC and BCH Codes enabling Satellite-Transmission Portable Devices , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[5] Robert G. Gallager,et al. Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.
[6] Marc P. C. Fossorier,et al. Shuffled iterative decoding , 2005, IEEE Transactions on Communications.
[7] Hsie-Chia Chang,et al. A 45nm 6b/cell charge-trapping flash memory using LDPC-based ECC and drift-immune soft-sensing engine , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[8] Khaled A. S. Abdel-Ghaffar,et al. A unified approach to the construction of binary and nonbinary quasi-cyclic LDPC codes based on finite fields , 2009, IEEE Transactions on Communications.
[9] Kyungmin Kim,et al. A 159mm2 32nm 32Gb MLC NAND-flash memory with 200MB/s asynchronous DDR interface , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[10] T. Wadayama,et al. Gradient descent bit flipping algorithms for decoding LDPC codes , 2008, ISITA 2008.