A Sub-Range Error Characterization based Selection Methodology for Approximate Arithmetic Units

Error characterization is a fundamental step in selection of a suitable approximate arithmetic unit (AU) for a given application. For error characterization and comparison of complex AUs, researchers rely on simulations, which are typically done over the full range of input operands of an AU while assuming uniform distribution. In this paper, we demonstrate that the inputs to AUs in many practical applications are neither uniform nor spread over the full range and the error behavior of approximate AUs may vary across different sub-ranges of inputs (segments of the full range). We present a novel design methodology for selecting suitable approximate AUs for an application, which incorporates the sub-range error behavior of AUs, statistical analysis of application input, and a selection algorithm. We demonstrate the efficacy of the proposed methodology using two practical applications (JPEG compression and Gaussian filtering) with several approximate multipliers from the literature. The results show that the multiplier suggested by our proposed methodology leads to an increase in application-level quality (increase in PSNR of up to 9dB for JPEG and 7dB for Gaussian filtering) when compared to the multiplier from the traditional full-range based error characterization.

[1]  Fabrizio Lombardi,et al.  A Review, Classification, and Comparative Evaluation of Approximate Arithmetic Circuits , 2017, ACM J. Emerg. Technol. Comput. Syst..

[2]  Muhammad Shafique,et al.  Probabilistic Error Analysis of Approximate Recursive Multipliers , 2017, IEEE Transactions on Computers.

[3]  John Sartori,et al.  Automated error prediction for approximate sequential circuits , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[4]  Amin Ghasemazar,et al.  Gaussian mixture error estimation for approximate circuits , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[5]  David J. Kriegman,et al.  From Few to Many: Illumination Cone Models for Face Recognition under Variable Lighting and Pose , 2001, IEEE Trans. Pattern Anal. Mach. Intell..

[6]  Fabrizio Lombardi,et al.  Adaptive approximation in arithmetic circuits: A low-power unsigned divider design , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[8]  Sri Parameswaran,et al.  Approximate Integer and Floating-Point Dividers with Near-Zero Error Bias , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).

[9]  Muhammad Shafique,et al.  Compiler-driven error analysis for designing approximate accelerators , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[10]  E. V. Krishnamurthy,et al.  On Computer Multiplication and Division Using Binary Logarithms , 1963, IEEE Transactions on Electronic Computers.

[11]  Fabrizio Lombardi,et al.  An Analytical Framework for Evaluating the Error Characteristics of Approximate Adders , 2015, IEEE Transactions on Computers.

[12]  Sri Parameswaran,et al.  Minimally Biased Multipliers for Approximate Integer and Floating-Point Multiplication , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Andrew Y. Ng,et al.  Reading Digits in Natural Images with Unsupervised Feature Learning , 2011 .

[14]  Taejoon Park,et al.  Energy-Efficient Approximate Multiplication for Digital Signal Processing and Classification Applications , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Li Li,et al.  On error modeling and analysis of approximate adders , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[16]  John Lach,et al.  A methodology for energy-quality tradeoff using imprecise hardware , 2012, DAC Design Automation Conference 2012.

[17]  Sherief Reda,et al.  DRUM: A Dynamic Range Unbiased Multiplier for approximate applications , 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[18]  Puneet Gupta,et al.  Trading Accuracy for Power with an Underdesigned Multiplier Architecture , 2011, 2011 24th Internatioal Conference on VLSI Design.

[19]  Sanjeev Khudanpur,et al.  Librispeech: An ASR corpus based on public domain audio books , 2015, 2015 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).

[20]  Andreas Gerstlauer,et al.  Statistical quality modeling of approximate hardware , 2016, 2016 17th International Symposium on Quality Electronic Design (ISQED).

[21]  Sachin S. Sapatnekar,et al.  An Analytical Approach for Error PMF Characterization in Approximate Circuits , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  Kiat Seng Yeo,et al.  Low-power high-speed multiplier for error-tolerant application , 2010, 2010 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC).

[23]  Sachin S. Sapatnekar,et al.  FEMTO: Fast error analysis in Multipliers through Topological Traversal , 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[24]  Rajesh K. Gupta,et al.  LEMAX: Learning-based Energy Consumption Minimization in Approximate Computing with Quality Guarantee , 2018, 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC).

[25]  Andreas Gerstlauer,et al.  High-level synthesis of approximate hardware under joint precision and voltage scaling , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[26]  Sachin S. Sapatnekar,et al.  A quantifiable approach to approximate computing: special session , 2017, CASES.

[27]  Fabrizio Lombardi,et al.  A low-power, high-performance approximate multiplier with configurable partial error recovery , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[28]  John Sartori,et al.  Statistical analysis and modeling for error composition in approximate computation circuits , 2013, 2013 IEEE 31st International Conference on Computer Design (ICCD).