An efficient delay test generation system for combinational logic circuits
暂无分享,去创建一个
[1] F. Brglez,et al. A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .
[2] Prabhakar Goel,et al. An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.
[3] John J. Shedletsky,et al. An Experimental Delay Test Generator for LSI Logic , 1980, IEEE Transactions on Computers.
[4] Barry K. Rosen,et al. Delay test generation. II. Algebra and algorithms , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[5] Sudhakar M. Reddy,et al. On the detection of delay faults , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[6] Dov Harel,et al. A linear algorithm for finding dominators in flow graphs and related problems , 1985, STOC '85.
[7] M. Ray Mercer,et al. A Topological Search Algorithm for ATPG , 1987, 24th ACM/IEEE Design Automation Conference.
[8] M. R. Mercer,et al. A statistical model for delay-fault testing , 1989, IEEE Design & Test of Computers.
[9] Robert A. Rasmussen,et al. Delay test generation , 1977, DAC '77.
[10] Sudhakar M. Reddy,et al. On the computation of the ranges of detected delay fault sizes , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[11] Janusz Rajski,et al. A reconvergent fanout analysis for efficient exact fault simulation of combinational circuits , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[12] M. Ray Mercer,et al. A Deterministic Approach to Adjacency Testing for Delay Faults , 1989, 26th ACM/IEEE Design Automation Conference.
[13] Michael H. Schulz,et al. Improved deterministic test pattern generation with applications to redundancy identification , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[14] M. Ray Mercer,et al. Statistical delay fault coverage and defect level for delay faults , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[15] John A. Waicukauski,et al. Transition Fault Simulation by Parallel Pattern Single Fault Propagation , 1986, International Test Conference.
[16] Robert K. Brayton,et al. Efficient Algorithms for Computing the Longest Viable Path in a Combinational Network , 1989, 26th ACM/IEEE Design Automation Conference.
[17] Hideo Fujiwara,et al. On the Acceleration of Test Generation Algorithms , 1983, IEEE Transactions on Computers.
[18] Daniel Brand,et al. Timing Analysis Using Functional Analysis , 1988, IEEE Trans. Computers.
[19] F. F. Sellers,et al. Analyzing Errors with the Boolean Difference , 1968, IEEE Transactions on Computers.
[20] Gordon L. Smith,et al. Model for Delay Faults Based upon Paths , 1985, ITC.
[21] Sudhakar M. Reddy,et al. On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[22] John A. Waicukauski,et al. On computing the sizes of detected delay faults , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[23] Robert B. Hitchcock,et al. Timing Analysis of Computer Hardware , 1982, IBM J. Res. Dev..
[24] Jacob Savir,et al. Random Pattern Testability of Delay Faults , 1988, IEEE Trans. Computers.