Novel Approach for Sleep Transistor Sizing to Suppress Power and Ground Bouncing Noise in MTCMOS Clustering Technique
暂无分享,去创建一个
Neha Gupta | Praveen Singh | Vaibhav Neema | Priyanka Parihar | Priyanka Parihar | N. Gupta | V. Neema | Praveen Singh
[1] Volkan Kursun,et al. Ground bouncing noise suppression techniques for MTCMOS circuits , 2009, 2009 1st Asia Symposium on Quality Electronic Design.
[2] Zhiyu Liu,et al. Characterization of wake-up delay versus sleep mode power consumption and sleep/active mode transition energy overhead tradeoffs in MTCMOS circuits , 2008, 2008 51st Midwest Symposium on Circuits and Systems.
[3] Anantha P. Chandrakasan,et al. Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.
[5] Eby G. Friedman,et al. Multi-Voltage CMOS Circuit Design: Kursun/Multi-Voltage CMOS Circuit Design , 2006 .
[6] Manisha Pattanaik,et al. Forward Body Biased Multimode Multi-Threshold CMOS Technique for Ground Bounce Noise Reduction in Static CMOS Adders , 2013 .
[7] A.P. Chandrakasan,et al. Dual-threshold voltage techniques for low-power digital circuits , 2000, IEEE Journal of Solid-State Circuits.
[8] Volkan Kursun,et al. Ground-Bouncing-Noise-Aware Combinational MTCMOS Circuits , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[9] Jun-Cheol Park,et al. Sleepy Stack Leakage Reduction , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[10] H. Arakida,et al. A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).