On Dictionary-Based Fault Location in Digital Logic Circuits

In this work, fault location based on a fault dictionary is considered at the chip level. To justify the use of a precomputed dictionary in terms of computation time, the computational effort invested in computing a dictionary is first analyzed. The number of circuit diagnoses that need to be performed dynamically, without the use of precomputed knowledge, before the overall diagnosis effort exceeds the effort of computing a dictionary, is studied. Experimental results on ISCAS-85 circuits show that for relatively small numbers of diagnoses, a precomputed dictionary is more efficient than dynamic diagnosis. Next, a method to derive small dictionaries without losing resolution of modeled faults is proposed, based on extended pass/fail analysis. The same procedure is applicable for selecting internal observation points to increase the resolution of the test set. Methods to compact the resulting dictionary further, using compaction techniques generally applied to fault detection, are then described. Experimental results are presented to demonstrate the effectiveness of the proposed methods.

[1]  Chin-Long Wey,et al.  On the Repair of Redundant RAM's , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Edward J. McCluskey,et al.  Test and Diagnosis Procedure for Digital Networks , 1971, Computer.

[3]  Bernard Courtois,et al.  COUPLING ELECTRON-BEAM PROBING WITH KNOWLEDGE-BASED FAULT LOCALIZATION , 1991, 1991, Proceedings. International Test Conference.

[4]  John A. Waicukauski,et al.  Fault Diagnosis in an LSSD Environment , 1981, ITC.

[5]  W. Kent Fuchs,et al.  TWO-STAGE FAULT LOCATION , 1991, 1991, Proceedings. International Test Conference.

[6]  Miron Abramovici.  A Maximal Resolution Guided-Probe Testing Algorithm , 1981, 18th Design Automation Conference.

[7]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[8]  Melvin A. Breuer,et al.  Fault Diagnosis Based on Effect-Cause Analysis: An Introduction , 1980, 17th Design Automation Conference.

[9]  Janusz Rajski.  GEMINI-a logic system for fault diagnosis based on set functions , 1988, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[10]  Janusz Rajski,et al.  A method of fault analysis for test generation and fault diagnosis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  S.D. Millman,et al.  Diagnosing CMOS bridging faults with stuck-at fault dictionaries , 1990, Proceedings. International Test Conference 1990.

[12]  Dong Sam Ha,et al.  On the Design of High-Yield Reconfigurable PLA's , 1990, IEEE Trans. Computers.

[13]  Vinod K. Agarwal,et al.  A diagnosis method using pseudo-random vectors without intermediate signatures , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[14]  Melvin A. Breuer,et al.  Multiple Fault Diagnosis in Combinational Circuits Based on an Effect-Cause Analysis , 1980, IEEE Transactions on Computers.

[15]  J. A. Waicukauski.  Diagnosis of BIST Failures by PPSFP simulation , 1987 .

[16]  Irith Pomeranz,et al.  Fault dictionary compression and equivalence class computation for sequential circuits , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[17]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[18]  Paul Keating,et al.  Integrating Guided Probe and Fault Dictionary: An Enhanced Diagnostic Approach , 1986, International Test Conference.

[19]  Irith Pomeranz,et al.  COMPACTEST: A METHOD TO GENERATE COMPACT TEST SETS FOR COMBINATIONAL CIRCUITS , 1991, 1991, Proceedings. International Test Conference.

[20]  Kenneth R. Bowden,et al.  The Modern Fault Dictionary , 1985, ITC.

[21]  Irith Pomeranz,et al.  On achieving zero aliasing for modeled faults , 1992, [1992] Proceedings The European Conference on Design Automation.

[22]  J.A. Waicukauski,et al.  Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.

[23]  Udo Mahlstedt,et al.  DIATEST: a fast diagnostic test pattern generator for combinational circuits , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.