Exact route matching algorithms for analog and mixed signal integrated circuits

As SOC designs are getting more popular, the importance of design automation for analog and mixed-signal ICs is increasing. In this paper, we study the problem of exact route matching, which is an important physical design constraint commonly imposed on specific analog signals for the purpose of correct analog functionality. For this, we first propose a mathematical formulation that models the route matching problem exactly. Based on this formulation, we derive important theoretical conclusions, and propose dynamic-programming algorithms to solve the problem. We also discuss how to use heuristic search techniques to enable faster computations. Our experimental results show the effectiveness of our algorithms.

[1]  Martin D. F. Wong,et al.  Algorithmic study of single-layer bus routing for high-speed boards , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Marcelo de Oliveira Johann,et al.  Maze Routing Steiner Trees With Delay Versus Wire Length Tradeoff , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Jarrod A. Roy,et al.  High-Performance Routing at the Nanometer Scale , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Min Pan,et al.  FastRoute: A Step to Integrate Global Routing into Placement , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[5]  Martin D. F. Wong,et al.  BSG-Route: A length-matching router for general topology , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[6]  Martin D. F. Wong,et al.  Archer: A History-Based Global Routing Algorithm , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Majid Sarrafzadeh,et al.  Predictable routing , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[8]  Gi-Joon Nam,et al.  Ispd2009 clock network synthesis contest , 2009, ISPD '09.

[9]  P. Bai,et al.  A 65nm logic technology featuring 35nm gate lengths, enhanced channel strain, 8 Cu interconnect layers, low-k ILD and 0.57 /spl mu/m/sup 2/ SRAM cell , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[10]  Shyh-Chang Lin,et al.  A Matching-based Placement and Routing System for Analog Design , 2007, 2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[11]  Rob A. Rutenbar,et al.  Design Automation for Analog: The Next Generation of Tool Challenges , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[12]  Martin D. F. Wong,et al.  Two-layer bus routing for high-speed printed circuit boards , 2006, TODE.

[13]  Martin D. F. Wong,et al.  A Length-Matching Routing Algorithm for High-Performance Printed Circuit Boards , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.