‘Bang-Bang’ technique in supply modulation for linear wideband RF power amplifiers

This paper deals with the design techniques of power efficient switching regulators intended for linear power amplifiers employing envelope tracking techniques in wideband wireless standards. The bottlenecks involve a tradeoff between ripple voltage, slew rate and bandwidth. The slew rate limitation is identified as the main challenge, then a 'bang-bang' slew- enhancement technique is proposed. This approach enables the use of efficient supply modulators in wideband power amplifiers. The proposed scheme does not significantly degrade PA efficiency and preserves the stability of the switching regulator. The prototype has been implemented using the TSMC 0.18 µm technology; schematic simulation results in Cadence ®

[1]  Bram Nauta,et al.  A wideband supply modulator for 20MHz RF bandwidth polar PAs in 65nm CMOS , 2008, VLSIC 2008.

[2]  Min-Chul Lee,et al.  A 2 W CMOS Hybrid Switching Amplitude Modulator for EDGE Polar Transmitters , 2007, IEEE Journal of Solid-State Circuits.

[3]  Feipeng Wang,et al.  A Monolithic High-Efficiency 2.4-GHz 20-dBm SiGe BiCMOS Envelope-Tracking OFDM Power Amplifier , 2007, IEEE Journal of Solid-State Circuits.

[4]  Bram Nauta,et al.  A Wideband Supply Modulator for 20 MHz RF Bandwidth Polar PAs in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[5]  Bertan Bakkaloglu,et al.  A 10 MHz Bandwidth, 2 mV Ripple PA Regulator for CDMA Transmitters , 2008, IEEE Journal of Solid-State Circuits.

[6]  M. Declercq,et al.  A fast modulator for dynamic supply linear RF power amplifier , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[7]  Min-Chul Lee,et al.  A 2W CMOS Hybrid Switching Amplitude Modulator for EDGE Polar Transmitters , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  C. Gendarme,et al.  CMOS Circuit Design, Layout, and Simulation, 2nd edition [Book Review] , 2006, IEEE Circuits and Devices Magazine.

[9]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .