A 1V 50 GHz digital-controlled CMOS frequency divider
暂无分享,去创建一个
[1] A. Hajimiri,et al. A 19 GHz 0.5 mW 0.35 /spl mu/m CMOS frequency divider with shunt-peaking locking-range enhancement , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[2] M. Fujishima,et al. 55GHz CMOS frequency divider with 3.2GHz locking range , 2004, Proceedings of the 30th European Solid-State Circuits Conference.
[3] M. Tiebout,et al. A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider , 2004, IEEE Journal of Solid-State Circuits.
[4] R.W. Brodersen,et al. Design of CMOS for 60GHz applications , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[5] Jri Lee,et al. A 40-GHz frequency divider in 0.18-/spl mu/m CMOS technology , 2004, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).
[6] M. Fujishima,et al. A 44-/spl mu/W 4.3-GHz injection-locked frequency divider with 2.3-GHz locking range , 2005, IEEE Journal of Solid-State Circuits.
[7] T. Lee,et al. Superharmonic injection-locked frequency dividers , 1999, IEEE J. Solid State Circuits.
[8] R. Brodersen,et al. Design of CMOS for 60 GHz Applications , 2003 .