High-speed recursive filter structures composed of identical all-pass subfilters for interpolation, decimation, and QMF banks with perfect magnitude reconstruction

High-speed recursive filter structures for interpolation and decimation with factors of two, and quadrature mirror filter (QMF) banks with perfect magnitude reconstruction, are proposed. The structures are composed of identical all-pass subfilters that are interconnected via extra multipliers. For the case of interpolation and decimation filters, the overall transfer function corresponds in the simplest case to several half-band infinite-impulse response (IIR) filters in cascade. To achieve a smaller passband ripple than for a cascade design, a design procedure that has been used earlier for single-rate filters is used. In this approach, the design is split into designs of a prototype finite-impulse response (FIR) filter and a half-band IIR filter. For the case of QMF banks, the design is again separated into designs of a prototype FIR filter and a half-band IIR filter. One major advantage of the proposed filter structures over the corresponding conventional (half-band filter) structures is that the required coefficient word length for the all-pass filters is substantially reduced, implying that the maximal sample frequency can he substantially increased for a given VLSI technology. Further, for interpolation and decimation, the arithmetic complexity may be reduced in comparison with both the conventional structures and straightforward cascade structures. Simple recurrence formulas for computation of the interconnecting multipliers, given the overall transfer function, are derived. Several examples are included which compare the proposed structures with the corresponding conventional and straightforward cascade structures.

[1]  T. Saramaki,et al.  Recursive Nth-band digital filters- Part I: Design and properties , 1987 .

[2]  S. Summerfield,et al.  Realisation of lattice wave digital filters using three-port adaptors , 1995 .

[3]  Miodrag Potkonjak,et al.  Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  P. P. Vaidyanathan,et al.  Lattice structures for optimal design and robust implementation of two-channel perfect-reconstruction QMF banks , 1988, IEEE Trans. Acoust. Speech Signal Process..

[5]  L. Rabiner,et al.  A computer program for designing optimum FIR linear phase digital filters , 1973 .

[6]  S. Biyiksiz,et al.  Multirate digital signal processing , 1985, Proceedings of the IEEE.

[7]  P. Vaidyanathan Multirate Systems And Filter Banks , 1992 .

[8]  Alfred Fettweis,et al.  Suppression of parasitic oscillations in wave digital filters , 1975 .

[9]  Markku Renfors,et al.  The maximum sampling rate of digital filters under hardware speed constraints , 1981 .

[10]  Ingo Kunold Linear phase realization of wave digital lattice filters , 1988, ICASSP-88., International Conference on Acoustics, Speech, and Signal Processing.

[11]  P. P. Vaidyanathan,et al.  Passive cascaded-lattice structures for low-sensitivity FIR filter design, with applications to filter banks , 1986 .

[12]  O. Herrmann,et al.  Design of nonrecursive digital filters with minimum phase , 1970 .

[13]  Lars Wanhammar DSP integrated circuits , 1999 .

[14]  Lars Wanhammar,et al.  On implementation of fast, bit-serial loops , 1996, Proceedings of the 39th Midwest Symposium on Circuits and Systems.

[15]  A. Fettweis Wave digital filters: Theory and practice , 1986, Proceedings of the IEEE.

[16]  A. Dempster,et al.  Use of minimum-adder multiplier blocks in FIR digital filters , 1995 .

[17]  P. Vaidyanathan,et al.  The digital all-pass filter: a versatile signal processing building block , 1988, Proc. IEEE.

[18]  S. Mitra,et al.  Handbook for Digital Signal Processing , 1993 .

[19]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[20]  W. Wegener,et al.  Wave digital directional filters with reduced number of multipliers and adders , 1979 .

[21]  T. Barnwell,et al.  A procedure for designing exact reconstruction filter banks for tree-structured subband coders , 1984, ICASSP.

[22]  Stephen A. Dyer,et al.  Digital signal processing , 2018, 8th International Multitopic Conference, 2004. Proceedings of INMIC 2004..

[23]  Izzet Kale,et al.  A high-fidelity decimator chip for the measurement of sigma-delta modulator performance , 1995 .

[24]  Lajos Gazsi,et al.  Explicit formulas for lattice wave digital filters , 1985 .