Accurate and Efficient Fault Simulation of Realistic CMOS Network Breaks

We present a new fault simulation algorithm for realistic break faults in the p-networks and n-networks of static CMOS cells. We show that Miller effects can invalidate a test just as charge sharing can, and we present a new charge-based approach that efficiently and accurately predicts the worst case effects of Miller capacitances and charge sharing together. Results on running our fault simulator on ISCAS85 benchmark circuits are provided.

[1]  Michele Favalli,et al.  Modeling of broken connections faults in CMOS ICs , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[2]  Sudhakar M. Reddy,et al.  On Testable Design for CMOS Logic Circuits , 1983, International Test Conference.

[3]  Michel Renovell,et al.  Electrical analysis and modeling of floating-gate fault , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Janusz Rajski,et al.  Stuck-open and transition fault testing in CMOS complex gates , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[5]  Barry K. Rosen,et al.  Efficient Fault Simulation of CMOS Circuits with Accurate Models , 1986, ITC.

[6]  Sungho Kang,et al.  Fastpath: a path-delay test generator for standard scan designs , 1994, Proceedings., International Test Conference.

[7]  Antonio Rubio,et al.  Electrical model of the floating gate defect in CMOS ICs: implications on IDDQ testing , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Bing J. Sheu,et al.  An MOS transistor charge model for VLSI design , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  F. Joel Ferguson,et al.  Sandia National Labs , 2022 .

[10]  Wojciech Maly,et al.  Testing oriented analysis of CMOS ICs with opens , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[11]  F. Joel Ferguson,et al.  Carafe: an inductive fault analysis tool for CMOS VLSI circuits , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[12]  F. Joel Ferguson,et al.  Characterization of opens in logic circuits , 1994, Proceedings Seventh Annual IEEE International ASIC Conference and Exhibit.

[13]  Jochen A. G. Jess,et al.  On accurate modeling and efficient simulation of CMOS opens , 1993, Proceedings of IEEE International Test Conference - (ITC).

[14]  J. F. Wang,et al.  A New Approach to Derive Robust Tests for Stuck-Open Faults in CMOS Combinational Logic Circuits , 1989, 26th ACM/IEEE Design Automation Conference.

[15]  Paolo Antognetti,et al.  Semiconductor Device Modeling with Spice , 1988 .

[16]  Niraj K. Jha,et al.  Design of Testable CMOS Logic Circuits Under Arbitrary Delays , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Melvin A. Breuer,et al.  On the charge sharing problem in CMOS stuck-open fault testing , 1990, Proceedings. International Test Conference 1990.