Topology, Efficiency Analysis, and Control of a Four-Level $\pi$ -Type Converter

This paper provides a comprehensive analysis for a four-level <inline-formula> <tex-math notation="LaTeX">$\pi $ </tex-math></inline-formula>-type converter for low-voltage applications. This topology is a kind of reduced device-count neutral-point-clamped multilevel converter and formed by only six switches in each phase leg. The line (phase-to-phase) output voltage can have seven levels and the output harmonics are much lower than that of a standard two-level converter. The switching states and their associated output voltage levels have been analyzed. A generalized averaged analytical power loss model of this converter has also been developed to investigate the loss distribution among the power devices as well as the efficiency. The four-level <inline-formula> <tex-math notation="LaTeX">$\pi $ </tex-math></inline-formula>-type converter has a higher efficiency when the switching frequency is above 5 kHz compared with two-level and three-level converters with the power devices used in this paper. The reduced output harmonics, hence reduced filtering requirement together with improved efficiency and cooling (heat sink) requirement, offer a higher density alternative to the two-level converter. A simplified level shifted carrier-based modulation method with dynamic optimal zero-sequence signal injection has been employed to modulate the converter and to control dc-link neutral-point voltages. This paper has experimentally validated the predicted four-level <inline-formula> <tex-math notation="LaTeX">$\pi $ </tex-math></inline-formula>-type converter efficiency and the neutral-point voltage balancing control with a back-to-back configuration under high modulation indices and unity power factor. The neutral-point voltage balance region has been plotted and experimentally verified.

[1]  S. Busquets-Monge,et al.  A Virtual-Vector Pulsewidth Modulation for theFour-Level Diode-Clamped DC–AC Converter , 2008, IEEE Transactions on Power Electronics.

[2]  Xibo Yuan,et al.  Power loss and efficiency analysis of a four-level π-type converter , 2015, 2015 17th European Conference on Power Electronics and Applications (EPE'15 ECCE-Europe).

[3]  M. Marchesoni,et al.  Extending the operating range in Diode-Clamped Multilevel inverters with Active Front Ends , 2012, 2012 IEEE International Energy Conference and Exhibition (ENERGYCON).

[4]  Bingsen Wang Four-level neutral point clamped converter with reduced switch count , 2008, 2008 IEEE Power Electronics Specialists Conference.

[5]  Dushan Boroyevich,et al.  Voltage-balance limits in four-level diode-clamped converters with passive front ends , 2005, IEEE Transactions on Industrial Electronics.

[6]  Hui Zhang,et al.  Back-to-back system for five-level converter with common flying capacitors , 2014, 2014 International Power Electronics Conference (IPEC-Hiroshima 2014 - ECCE ASIA).

[7]  Thomas A. Lipo,et al.  A four level inverter based drive with a passive front end , 1997, PESC97. Record 28th Annual IEEE Power Electronics Specialists Conference. Formerly Power Conditioning Specialists Conference 1970-71. Power Processing and Electronic Specialists Conference 1972.

[8]  Fang Zheng Peng,et al.  A Sinusoidal PWM Method With Voltage Balancing Capability for Diode-Clamped Five-Level Converters , 2009, IEEE Transactions on Industry Applications.

[9]  Xibo Yuan,et al.  Analytical averaged loss model of a three-level T-type converter , 2014 .

[10]  J. M. Leuthen,et al.  Voltage balancing control of diode-clamped multilevel rectifier/inverter systems , 2005, IEEE Transactions on Industry Applications.

[11]  H. Pinheiro,et al.  Generalised pulse width modulation approach for DC capacitor voltage balancing in diode-clamped multilevel converters , 2011 .

[12]  Madhav Manjrekar,et al.  A new class of single-phase multilevel inverters , 2010, The 2nd International Symposium on Power Electronics for Distributed Generation Systems.

[13]  Reza Iravani,et al.  Analysis and Control of DC-Capacitor-Voltage-Drift Phenomenon of a Passive Front-End Five-Level Converter , 2007, IEEE Transactions on Industrial Electronics.

[14]  P. Steimer,et al.  Active Neutral-Point-Clamped Multilevel Converters , 2005, 2005 IEEE 36th Power Electronics Specialists Conference.

[15]  S. Busquets-Monge,et al.  Pulsewidth modulations for the comprehensive capacitor voltage balance of n-level diode-clamped converters , 2008, 2008 IEEE Power Electronics Specialists Conference.

[16]  Li Yongdong,et al.  Objective Optimization for Multilevel Neutral-Point-Clamped Converters with Zero-Sequence Signal Control , 2010 .

[17]  Stig Munk-Nielsen,et al.  Enhanced DC-Link Capacitor Voltage Balancing Control of DC–AC Multilevel Multileg Converters , 2015, IEEE Transactions on Industrial Electronics.

[18]  Yongdong Li,et al.  Analysis and Calculation of Zero-Sequence Voltage Considering Neutral-Point Potential Balancing in Three-Level NPC Converters , 2010, IEEE Transactions on Industrial Electronics.

[19]  S. Busquets-Monge,et al.  Pulsewidth Modulations for the Comprehensive Capacitor Voltage Balance of $n$-Level Three-Leg Diode-Clamped Converters , 2009, IEEE Transactions on Power Electronics.

[20]  H. Akagi,et al.  Analysis of variation of neutral point potential in neutral-point-clamped voltage source PWM inverters , 1993, Conference Record of the 1993 IEEE Industry Applications Conference Twenty-Eighth IAS Annual Meeting.

[21]  Sergio Busquets-Monge,et al.  Voltage Balancing Control of Diode-Clamped Multilevel Converters With Passive Front-Ends , 2008 .

[22]  Vahid Dargahi,et al.  A New Breed of Optimized Symmetrical and Asymmetrical Cascaded Multilevel Power Converters , 2015, IEEE Journal of Emerging and Selected Topics in Power Electronics.

[23]  Xibo Yuan Derivation of Voltage Source Multilevel Converter Topologies , 2017, IEEE Transactions on Industrial Electronics.

[24]  F.Z. Peng,et al.  Harmonics optimization of the voltage balancing control for multilevel converter/inverter systems , 2004, Conference Record of the 2004 IEEE Industry Applications Conference, 2004. 39th IAS Annual Meeting..

[25]  Mario Marchesoni,et al.  Theoretical and practical limits in multilevel MPC inverters with passive front ends , 2001 .

[26]  Ebrahim Babaei,et al.  Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology , 2007 .

[27]  Kui Wang,et al.  A Four-level Hybrid-Clamped Converter With Natural Capacitor Voltage Balancing Ability , 2014, IEEE Transactions on Power Electronics.

[28]  M. Marchesoni,et al.  A new capacitor balancing technique in Diode-Clamped Multilevel Converters with Active Front End for extended operation range , 2011, Proceedings of the 2011 14th European Conference on Power Electronics and Applications.

[29]  J. W. Kolar,et al.  Design and Implementation of a Highly Efficient Three-Level T-Type Converter for Low-Voltage Applications , 2013, IEEE Transactions on Power Electronics.

[30]  Krishna Kumar Gupta,et al.  Multilevel Inverter Topologies With Reduced Device Count: A Review , 2016, IEEE Transactions on Power Electronics.

[31]  Xibo Yuan A four-level π-type converter for low-voltage applications , 2015, 2015 17th European Conference on Power Electronics and Applications (EPE'15 ECCE-Europe).

[32]  V. Blasko,et al.  Analysis of a hybrid PWM based on modified space vector and triangle comparison methods , 1996, IAS '96. Conference Record of the 1996 IEEE Industry Applications Conference Thirty-First IAS Annual Meeting.

[33]  Dong-Seok Hyun,et al.  The analysis of conduction and switching losses in multi-level inverter system , 2001, 2001 IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No.01CH37230).

[34]  E. Babaei,et al.  A Cascade Multilevel Converter Topology With Reduced Number of Switches , 2008, IEEE Transactions on Power Electronics.

[35]  S. Busquets-Monge,et al.  Carrier-based PWM strategies for the comprehensive capacitor voltage balance of multilevel multileg diode-clamped converters , 2010, 2010 IEEE International Symposium on Industrial Electronics.

[36]  Reza Iravani,et al.  A Space Vector Modulation Strategy for a Back-to-Back Five-Level HVDC Converter System , 2009, IEEE Transactions on Industrial Electronics.

[37]  Mario Marchesoni,et al.  Diode-clamped multilevel converters: a practicable way to balance DC-link voltages , 2002, IEEE Trans. Ind. Electron..

[38]  Mario Marchesoni,et al.  An optimal controller for voltage balance and power losses reduction in MPC AC/DC/AC converters , 2000, 2000 IEEE 31st Annual Power Electronics Specialists Conference. Conference Proceedings (Cat. No.00CH37018).

[39]  D. Boroyevich,et al.  Limits of the neutral-point balance in back-to-back-connected three-level converters , 2004, IEEE Transactions on Power Electronics.

[40]  S. Bernet,et al.  Power loss-oriented evaluation of high voltage IGBTs and multilevel converters in transformerless traction applications , 2005, IEEE Transactions on Power Electronics.

[41]  Xibo Yuan,et al.  Neutral points voltage balancing control of a four-level π-type converter , 2016, 2016 IEEE Energy Conversion Congress and Exposition (ECCE).

[42]  P. Bhagwat,et al.  Generalized Structure of a Multilevel PWM Inverter , 1983, IEEE Transactions on Industry Applications.

[43]  R Iravani,et al.  A Space Vector Modulation Approach for a Back-to-Back Connected Four-Level Converter , 2007, 2007 IEEE Power Electronics Specialists Conference.

[44]  Ivan Echeverria,et al.  DC-Link Voltage Balancing Strategy Based on SVM and Reactive Power Exchange for a 5L-MPC Back-to-Back Converter for Medium-Voltage Drives , 2016, IEEE Transactions on Industrial Electronics.