Efficient VLSI Implementation of Memory-Based FFT Processors for DVB-T Applications

This paper presents a radix-2 memory-based FFT processors, namely, MBFFTP, with a memory size of N words for large N complex points, where each word contains 24 bits. The developed MBFFTP meets DVB-T standard and can handle both 2K and 8K modes in the same architecture. The processors have been designed and implemented in TSMC 0.18mum 1P6M process. Results show that simple MBFFTP achieves a maximum work frequency of 173MHz, where its core chip area is approximately 1.80 mm with a core power consumption of 40.80 mW at 55 MHz for 2K mode and 48.16 mW at 65 MHz for 8K mode.

[1]  Wei-Chien Tang,et al.  適用於地面式數位電視廣播系統之平行架構記憶體式快速傅立葉轉換處理器設計 ;Design of Parallel Memory-Based FFT Processors for DVB-T System , 2007 .

[2]  C. Joanblanq,et al.  A fast single chip implementation of 8192 complex points FFT , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[3]  Hannu Tenhunen,et al.  A new VLSI-oriented FFT algorithm and implementation , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).

[4]  Yu-Wei Lin,et al.  A dynamic scaling FFT processor for DVB-T applications , 2004, IEEE Journal of Solid-State Circuits.

[5]  Ramjee Prasad,et al.  OFDM for Wireless Multimedia Communications , 1999 .

[6]  Yiyan Wu,et al.  COFDM: an overview , 1995, IEEE Trans. Broadcast..

[7]  Shousheng He,et al.  Designing pipeline FFT processor for OFDM (de)modulation , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).

[8]  Sau-Gee Chen,et al.  An efficient memory-based FFT architecture , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[9]  Chin-Liang Wang,et al.  A novel memory-based FFT processor for DMT/OFDM applications , 1999, 1999 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings. ICASSP99 (Cat. No.99CH36258).

[10]  E. V. Jones,et al.  A pipelined FFT processor for word-sequential data , 1989, IEEE Trans. Acoust. Speech Signal Process..

[11]  C. Joanblanq,et al.  A fast single-chip implementation of 8192 complex point FFT , 1995 .

[12]  Keshab K. Parhi,et al.  An efficient pipelined FFT architecture , 2003 .

[13]  Chin-Liang Wang,et al.  A new memory-based FFT processor for VDSL transceivers , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[14]  Chin-Long Wey,et al.  Efficient Memory-Based FFT Architectures for Digital Video Broadcasting (DVB-T/H) , 2007, 2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT).