SOI flash memory scaling limit and design consideration based on 2-D analytical modeling
暂无分享,去创建一个
M. Chan | A.C.K. Chan | Tsz-Yin Man | Jin He | Kam-Hung Yuen | Wai-Kit Lee
[1] Guido Torelli,et al. Technological and design constraints for multilevel flash memories , 1996, Proceedings of Third International Conference on Electronics, Circuits, and Systems.
[2] H.-S.P. Wong,et al. Extreme scaling with ultra-thin Si channel MOSFETs , 2002, Digest. International Electron Devices Meeting,.
[3] S. Keeney,et al. Two-dimensional numerical analysis of floating-gate EEPROM devices , 1993 .
[4] Giuseppe Iannaccone,et al. Program, Erase and Retention Times of Thin-oxide Flash-EEPROMs , 2001, VLSI Design.
[5] Y. Tosaka,et al. Scaling theory for double-gate SOI MOSFET's , 1993 .
[7] Robert W. Dutton,et al. Nonplanar VLSI device analysis using the solution of Poisson's equation , 1980 .
[8] P. Liu,et al. A theoretical model for the current-voltage characteristics of a floating-gate EEPROM cell , 1993 .
[9] Jason C. S. Woo,et al. Two-dimensional analytic modeling of very thin SOI MOSFETs , 1990 .
[10] Jason C. S. Woo,et al. Two-dimensional analytic modeling of very thin SOI MOSFETs , 1989, IEEE SOS/SOI Technology Conference.
[11] B. Eitan,et al. Analysis and modeling of floating-gate EEPROM cells , 1986, IEEE Transactions on Electron Devices.
[12] Jin He,et al. A non-charge-sheet analytic theory for undoped symmetric double-gate MOSFETs from the exact solution of Poisson's equation using SPP approach , 2004 .
[13] S. Minami,et al. New scaling guidelines for MNOS nonvolatile memory devices , 1991 .
[14] K. F. Lee,et al. Scaling the Si MOSFET: from bulk to SOI to bulk , 1992 .
[15] G. Torelli,et al. Basic feasibility constraints for multilevel CHE-programmed flash memories , 2001 .
[16] M. Chan,et al. High quality thermal oxide on LPSOI formed by high temperature enhanced MILC , 2001, IEEE Electron Device Letters.
[17] Robert H. Dennard,et al. CMOS scaling for high performance and low power-the next ten years , 1995, Proc. IEEE.
[18] Kuniyoshi Yoshikawa,et al. Polyoxide thinning limitation and superior ONO interpoly dielectric for nonvolatile memory devices , 1991 .
[19] M. Wong,et al. Analytical solutions to the one-dimensional oxide-silicon-oxide system , 2003 .
[20] V. Trivedi,et al. Scaling fully depleted SOI CMOS , 2003 .