A Programmable SIMD Vision Chip for Real-Time Vision Applications

A programmable vision chip for real-time vision applications is presented. The chip architecture is a combination of a SIMD processing element array and row-parallel processors, which can perform pixel-parallel and row-parallel operations at high speed. It implements the mathematical morphology method to carry out low-level and mid-level image processing and sends out image features for high-level image processing without I/O bottleneck. The chip can perform many algorithms through software control. The simulated maximum frequency of the vision chip is 300 MHz with 16 times 16 pixels resolution. It achieves the rate of 1000 frames per second in real-time vision. A prototype chip with a 16 times 16 PE array is fabricated by the 0.18 standard CMOS process. It has a pixel size of 30 mum times 40 mum and 8.72 mum W power consumption with a 1.8 V power supply. Experiments including the mathematical morphology method and target tracking application demonstrated that the chip is fully functional and can be applied in real-time vision applications.

[1]  Thierry M. Bernard,et al.  Second generation programmable artificial retina , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[2]  M. Ikeda,et al.  A 375 x 365 3D 1k frame/s range-finding image sensor with 394.5 kHz access rate and 0.2 subpixel accuracy , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[3]  J. L. White,et al.  An active resistor network for Gaussian filtering of images , 1991 .

[4]  Jan-Erik Eklund,et al.  VLSI implementation of a focal plane image processor-a realization of the near-sensor image processing concept , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[5]  J. Yu,et al.  Parallel morphological image processing with an opto-electronic VLSI array processor , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[6]  Victor M. Brea,et al.  Design of the processing core of a mixed-signal CMOS DTCNN chip for pixel-level snakes , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  M. Ishikawa,et al.  A CMOS vision chip with SIMD processing element array for 1 ms image processing , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[8]  Jan-Erik Eklund,et al.  Global feature extraction operations for near-sensor image processing , 1996, IEEE Trans. Image Process..

[9]  Idaku Ishii,et al.  A digital vision chip specialized for high-speed target tracking , 2003 .

[10]  Rafael C. González,et al.  Local Determination of a Moving Contrast Edge , 1985, IEEE Transactions on Pattern Analysis and Machine Intelligence.

[11]  Nanjian Wu,et al.  A Novel Vision Chip for High-Speed Target Tracking , 2006 .

[12]  Kiyoharu Aizawa,et al.  Computational Sensors - Vision VLSI , 1999 .

[13]  Nanjian Wu,et al.  A High-Speed Target Tracking CMOS Image Sensor , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[14]  Piotr Dudek,et al.  A general-purpose processor-per-pixel analog SIMD vision chip , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Paul Wintz,et al.  Digital image processing (2nd ed.) , 1987 .

[16]  Mary Jane Irwin,et al.  The design of the MGAP-2: a micro-grained massively parallel array , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Masatoshi Ishikawa,et al.  Vision chip architecture for simultaneous output of multi-target positions , 2003, SICE 2003 Annual Conference (IEEE Cat. No.03TH8734).

[18]  C Koch,et al.  A two-dimensional analog VLSI circuit for detecting discontinuities in early vision. , 1990, Science.

[19]  Kunihiro Asada,et al.  A Row-Parallel Position Detector for High-Speed 3-D Camera Based on Light-Section Method , 2003 .

[20]  Tzi-Dar Chiueh,et al.  Neuromorphic vision processing system , 1997 .