Temperature-aware online testing of power-delivery TSVs

A latent defect in a power-delivery TSVs in a 3D IC could cause power glitches under a heavy workload in the field and thereby leading to timing failure. In order to catch these defects before they actually strikes, on-line ring-oscillator based VDD-drop monitoring schemes have been proposed previously. However, these methods have not taken into account the effect of the temperature, which could affect their accuracy in the final VDD prediction. In this paper, we present a temperature-aware test method for power-delivery TSVs, with several features - including a process-calibration scheme and a temperature-aware worst-case VDD prediction scheme. Based on the these schemes, the pass-or-fail decision on the quality of a power-TSV can be made more accurately.

[1]  T. Rahal-Arabi,et al.  On-die droop detector for analog sensing of power supply noise , 2004, IEEE Journal of Solid-State Circuits.

[2]  Shi-Yu Huang,et al.  Parameterized All-Digital PLL Architecture and its Compiler to Support Easy Process Migration , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Yukiya Miura,et al.  On-chip temperature and voltage measurement for field testing , 2012, 2012 17th IEEE European Test Symposium (ETS).

[4]  K.A. Jenkins,et al.  On-chip Real-Time Power Supply Noise Detector , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[5]  Yukiya Miura,et al.  Temperature and Voltage Estimation Using Ring-Oscillator-Based Monitor for Field Test , 2014, 2014 IEEE 23rd Asian Test Symposium.

[6]  Alfred L. Crouch,et al.  Separating temperature effects from ring-oscillator readings to measure true IR-drop on a chip , 2007, 2007 IEEE International Test Conference.

[7]  Shi-Yu Huang,et al.  Testing power-delivery TSVs , 2015, 2015 6th Asia Symposium on Quality Electronic Design (ASQED).

[8]  S. L. Wright,et al.  Micro-interconnection reliability: Thermal, electrical and mechanical stress , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[9]  Alfred L. Crouch,et al.  Characterize Predicted vs Actual IR Drop in a Chip Using Scan Clocks , 2006, 2006 IEEE International Test Conference.

[10]  P. Andry,et al.  Characterization of micro-bump C4 interconnects for Si-carrier SOP applications , 2006, 56th Electronic Components and Technology Conference 2006.

[11]  Doug Josephson,et al.  Voltage transient detection and induction for debug and test , 2009, 2009 International Test Conference.

[12]  Shi-Yu Huang,et al.  Worst-case IR-drop monitoring with 1GHz sampling rate , 2013, 2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT).

[13]  Young-Hyun Jun,et al.  8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology , 2009, IEEE Journal of Solid-State Circuits.

[14]  B. Banijamali,et al.  Advanced reliability study of TSV interposers and interconnects for the 28nm technology FPGA , 2011, Electronic Components and Technology Conference.