论文信息 - Modeling and estimating leakage current in series-parallel CMOS networks

Modeling and estimating leakage current in series-parallel CMOS networks

This paper reviews the modeling of subthreshold leakage current and proposes an improved model for general series-parallel CMOS networks. The presence of on-switches in off-networks, ignored by previous works, is considered in static current analysis. Both contributions present significant influence in the logic circuit leakage prediction when CMOS complex gates are extensively used. The proposed leakage model has been validated through electrical simulations, taking into account a 130nm CMOS technology, with good correlation of the results.

Paulo F. Butzen | Renato P. Ribas | André Inácio Reis | Chris H. Kim

[1] David Blaauw,et al. Analysis and minimization techniques for total leakage considering gate oxide leakage , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[2] Kaushik Roy,et al. Low-Power CMOS VLSI Circuit Design , 2000 .

[3] Bing J. Sheu,et al. BSIM: Berkeley short-channel IGFET model for MOS transistors , 1987 .

[4] Mark C. Johnson,et al. Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks , 1998, ISLPED '98.

[5] Narayanan Vijaykrishnan,et al. Accurate stacking effect macro-modeling of leakage power in sub-100 nm circuits , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[6] Mohamed I. Elmasry,et al. Power dissipation analysis and optimization of deep submicron CMOS digital circuits , 1996, IEEE J. Solid State Circuits.

[7] A. Chandrakasan,et al. Leakage in Nanometer CMOS Technologies (Series on Integrated Circuits and Systems) , 2005 .

[8] Rajendran Panda,et al. Library-less synthesis for static CMOS combinational logic circuits , 1997, ICCAD 1997.

[9] Saibal Mukhopadhyay,et al. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[10] Jason Helge Anderson,et al. Active leakage power optimization for FPGAs , 2006, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..