Implementation of 16×16 SRAM memory array

SRAM is a main part of cache and it is used in many applications like microprocessor, date storage which occupy significant portion of die area and consume large fraction of energy. Memories should consume less power to improve system performance, stability, and efficiency. In this paper we have designed a 16×16 SRAM array, to reduce leakage power and the die area to maximize the performance. This was achieved by relaxing the area considerations of the peripherals, to a limited extent by designing peripheral which has less area and consumes less power. Further power consumption can be reduced by forced transistor technique and sleep transistor technique. It is seen from the analysis that sleep transistor technique shows % 56.92 less power dissipation compared to forced stack transistor technique but forced technique shows 99.94 % less delay than sleep technique. The 16×16 SRAM memory has been designed, implemented & analyzed in standard UMC 180nm technology library using Cadence tool.

[1]  W. Dehaene,et al.  Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies , 2006, IEEE Journal of Solid-State Circuits.

[2]  Vivek De,et al.  Technology and design challenges for low power and high performance [microprocessors] , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[3]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[4]  Reeba Korah,et al.  A novel sleepy stack 6-T SRAM cell design for reducing leakage power in submicron technologies , 2013, 2013 International Conference on Communication and Signal Processing.

[5]  Wim Dehaene,et al.  A Low Power Embedded SRAM for Wireless Applications , 2006 .

[6]  Bing J. Sheu,et al.  BSIM: Berkeley short-channel IGFET model for MOS transistors , 1987 .

[7]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[8]  Hwang-Cherng Chow,et al.  High performance sense amplifier circuit for low power SRAM applications , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[9]  T. Sakurai,et al.  90% write power-saving SRAM using sense-amplifying memory cell , 2004, IEEE Journal of Solid-State Circuits.

[10]  K. Khare,et al.  VLSI design and analysis of low power 6T SRAM cell using cadence tool , 2008, 2008 IEEE International Conference on Semiconductor Electronics.

[11]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .