Further Specialization of Clustered VLIW Processors: A MAP Decoder for Software Defined Radio

Turbo codes are extensively used in current communications standards and have a promising outlook for future generations. The advantages of software defined radio, especially dynamic reconfiguration, make it very attractive in this multi-standard scenario. However, the complex and power consuming implementation of the maximum a posteriori (MAP) algorithm, employed by turbo decoders, sets hurdles to this goal. This work introduces an ASIP architecture for the MAP algorithm, based on a dual-clustered VLIW processor. It displays the good performance of application specific designs along with the versatility of processors, which makes it compliant with leading edge standards. The machine deals with multi-operand instructions in an innovative way, the fetching and assertion of data is serialized and the addressing is automatized and transparent for the programmer. The performance-area trade-off of the proposed architecture achieves a throughput of 8 cycles per symbol with very low power dissipation.

[1]  Yufei Wu,et al.  Forward computation of backward path metrics for MAP decoder , 2000, VTC2000-Spring. 2000 IEEE 51st Vehicular Technology Conference Proceedings (Cat. No.00CH37026).

[2]  Gustavo de Veciana,et al.  Design Challenges for New Application-Specific Processors , 2000, IEEE Des. Test Comput..

[3]  Jun Tan,et al.  New SISO decoding algorithms , 2003, IEEE Trans. Commun..

[4]  Vittorio Zaccaria,et al.  Low-power data forwarding for VLIW embedded architectures , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Sharad Malik,et al.  From ASIC to ASIP: the next design discontinuity , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[6]  John Cocke,et al.  Optimal decoding of linear codes for minimizing symbol error rate (Corresp.) , 1974, IEEE Trans. Inf. Theory.

[7]  Ran-Hong Yan,et al.  A unified turbo/viterbi channel decoder for 3GPP mobile wireless in 0.18 /spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[8]  C. Chakrabarti,et al.  Design and implementation of low-energy turbo decoders , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Amer Baghdadi,et al.  ASIP-Based Multiprocessor SoC Design for Simple and Double Binary Turbo Decoding , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[10]  Luciano Lavagno,et al.  Implementation of a UMTS turbo-decoder on a dynamically reconfigurable platform , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[11]  Andrew J. Viterbi,et al.  An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes , 1998, IEEE J. Sel. Areas Commun..

[12]  John V. McCanny,et al.  Application-specific instruction set processor for SoC implementation of modern signal processing algorithms , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Patrick Robertson,et al.  Optimal and sub-optimal maximum a posteriori algorithms suitable for turbo decoding , 1997, Eur. Trans. Telecommun..

[14]  A.C. Singer,et al.  A 285-MHz pipelined MAP decoder in 0.18-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[15]  Henk Corporaal,et al.  Evaluation of speed and area of clustered VLIW processors , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[16]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[17]  Norbert Wehn,et al.  A Reconfigurable Applcation Specific Instruction Set Processor for Viterbi and Log-MAP Decoding , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.

[18]  Francky Catthoor,et al.  Memory optimization of MAP turbo decoder algorithms , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[19]  In-Cheol Park,et al.  A programmable turbo decoder for multiple 3G wireless standards , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[20]  Jian Sun,et al.  The UMTS Turbo Code and an Efficient Decoder Implementation Suitable for Software-Defined Radios , 2001, Int. J. Wirel. Inf. Networks.

[21]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[22]  Norbert Wehn,et al.  Hardware/software trade-offs for advanced 3G channel coding , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[23]  Tobias G. Noll,et al.  A parametrizable low-power high-throughput turbo-decoder , 2005, Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005..

[24]  Francky Catthoor,et al.  Energy efficient data transfer and storage organization for a MAP turbo decoder module , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[25]  Keshab K. Parhi,et al.  Area-efficient high-speed decoding schemes for turbo decoders , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[26]  Keshab K. Parhi,et al.  VLSI implementation issues of TURBO decoder design for wireless applications , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[27]  Chien-Ming Wu,et al.  VLSI architectural design tradeoffs for sliding-window log-MAP decoders , 2005, IEEE Trans. Very Large Scale Integr. Syst..

[28]  In-Cheol Park,et al.  Low-power log-MAP turbo decoding based on reduced metric memory access , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[29]  Wayne H. Wolf,et al.  Building the Software Radio , 2005, Computer.

[30]  Frank Kienle,et al.  Efficient MAP-algorithm implementation on programmable architectures , 2003 .

[31]  Naresh R. Shanbhag,et al.  VLSI architectures for SISO-APP decoders , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[32]  Sun-Young Hwang,et al.  A Memory-Efficient Block-wise MAP Decoder Architecture , 2004 .

[33]  Norbert Wehn,et al.  FPGA implementation of parallel turbo-decoders , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).

[34]  Michael Gschwind,et al.  FPGA prototyping of a RISC processor core for embedded applications , 2001, IEEE Trans. Very Large Scale Integr. Syst..