A clock tree topology extraction algorithm for improving the tolerance of clock distribution networks to delay uncertainty

The design of clock distribution networks in synchronous systems presents enormous challenges. Control of the clock signal delay in the presence of various noise sources, process parameter variations, and environmental effects represents one of the fundamental problems in the design of high speed synchronous circuits. An algorithm that improves the tolerance of a clock distribution network to process and environmental variations is presented in this paper. The algorithm generates a clock tree topology that minimizes the uncertainty of the clock signal delay in the most critical data paths. Details of the algorithm and preliminary results on benchmark circuits are presented.

[1]  Eby G. Friedman.  Clock distribution networks in VLSI circuits and systems , 1995 .

[2]  P. Zarkesh-Ha,et al.  Characterization and modeling of clock skew with process variations , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[3]  Melvin A. Breuer,et al.  Process variations and their impact on circuit operation , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[4]  Gordon E. Moore,et al.  Progress in digital integrated electronics , 1975 .

[5]  Baris Taskin,et al.  Timing Optimization Through Clock Skew Scheduling , 2000 .

[6]  Syed A. Rizvi.  Analyzing the tolerance and controls on critical dimensions and overlays as prescribed by the National Technology Roadmap for Semiconductors , 1997, Other Conferences.

[7]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[8]  S. Nassif,et al.  Delay variability: sources, impacts and trends , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[9]  Eby G. Friedman.  High Performance Clock Distribution Networks , 1997, J. VLSI Signal Process..

[10]  E. Friedman,et al.  Topological design of clock distribution networks based on non-zero clock skew specifications , 1993, Proceedings of 36th Midwest Symposium on Circuits and Systems.

[11]  Eby G. Friedman,et al.  Interconnect coupling noise in CMOS VLSI circuits , 1999, ISPD '99.