A Unified Approach to Language Containment and Fair CTL Model Checking

Two important practical approaches to formal verification of finite-state systems are language containment using L-automata (LC) and Computation Tree Logic model checking (MC). Using either method, abstraction is used to model hardware systems. In most cases, it becomes necessary to remove some of the traces of the system introduced by abstraction. As constraints on the abstract models, one uses excepting conditions in LC, and fairness constraints in MC. In this paper, we argue that MC and LC are to some extent complementary. We then show how to perform both LC and MC in a unified environment, where the constraints can be a combination of excepting conditions and fairness constraints. We present an MC algorithm for Fair CTL, an extension of CTL capable of handling fairness constraints, which uses algorithms for LC as a subroutine. Advances made in LC checking can then be used to obtain an efficient algorithm. The algorithms have been implemented, and we comment on some experimental results.

[1]  R. BurchJ.,et al.  Symbolic model checking , 1992 .

[2]  Krishan K. Sabnani,et al.  A Calculus for Protocol Specification and Validation , 1983, Protocol Specification, Testing and Verification.

[3]  Zohar Manna,et al.  The Temporal Logic of Reactive and Concurrent Systems , 1991, Springer New York.

[4]  Chin-Laung Lei,et al.  Modalities for Model Checking: Branching Time Logic Strikes Back , 1987, Sci. Comput. Program..

[5]  Yaacov Choueka,et al.  Theories of Automata on omega-Tapes: A Simplified Approach , 1974, J. Comput. Syst. Sci..

[6]  Robert K. Brayton,et al.  Efficient omega-Regular Language Containment , 1992, CAV.

[7]  Robert P. Kurshan,et al.  Analysis of Discrete Event Coordination , 1989, REX Workshop.

[8]  E. Allen Emerson,et al.  Temporal and Modal Logic , 1991, Handbook of Theoretical Computer Science, Volume B: Formal Models and Sematics.

[9]  Edmund M. Clarke,et al.  Symbolic Model Checking: 10^20 States and Beyond , 1990, Inf. Comput..

[10]  R. P. Kurshan,et al.  Reducibility in analysis of coordination , 1988 .

[11]  Edmund M. Clarke,et al.  Sequential circuit verification using symbolic model checking , 1991, DAC '90.

[12]  Robert K. Brayton,et al.  Implicit state enumeration of finite state machines using BDD's , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.