AMGIE-A synthesis environment for CMOS analog integrated circuits

A synthesis environment for analog integrated circuits is presented that is able to drastically increase design and layout productivity for analog blocks. The system covers the complete design flow from specification over topology selection and optimal circuit sizing down to automatic layout generation and performance characterization. It follows a hierarchical refinement strategy for more complex cells and is process independent. The sizing is based on an improved equation-based optimization approach, where the circuit behavior is characterized by declarative models that are then converted in a sequential design plan. Supporting tools have been developed to reduce the total effort to set up a new circuit topology in the system's database. The performance-driven layout generation tool guarantees layouts that satisfy all performance constraints. Redesign support is included in the design flow management to perform backtracking in case of design problems. The experimental results illustrate the productiveness and efficiency of the environment for the synthesis and process tuning of frequently used analog cells.

[1]  Georges G. E. Gielen,et al.  Automated test pattern generation for analog integrated circuits , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[2]  Rob A. Rutenbar,et al.  Synthesis tools for mixed-signal ICs: progress on frontend and backend strategies , 1996, DAC '96.

[3]  Georges Gielen,et al.  Comparison of analog synthesis using symbolic equations and simulation , 1995 .

[4]  Georges Gielen,et al.  A fully integrated low-power CMOS particle detector front-end for space applications , 1998 .

[5]  Grant Martin,et al.  Surviving the SOC Revolution: A Guide to Platform-Based Design , 1999 .

[6]  Willy Sansen,et al.  Analog Circuit Design Optimization based on Symbolic Simulation and Simulated Annealing , 1989, ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference.

[7]  F. Leyn,et al.  Analog circuit sizing with constraint programming modeling and minimax optimization , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[8]  Georges Gielen,et al.  ISAAC: a symbolic simulator for analog integrated circuits , 1989, IEEE J. Solid State Circuits.

[9]  Daniel P. Foty,et al.  MOSFET Modeling With SPICE: Principles and Practice , 1996 .

[10]  Fathey M. El-Turky,et al.  BLADES: an artificial intelligence approach to analog circuit design , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Stephen P. Boyd,et al.  GPCAD: a tool for CMOS op-amp synthesis , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[12]  Georges G. E. Gielen,et al.  Hierarchical top-down design of analog sensor interfaces: from system-level specifications down to silicon , 1998, Proceedings Design, Automation and Test in Europe.

[13]  G. Debyser,et al.  Efficient analog circuit synthesis with simultaneous yield and robustness optimization , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[14]  F. Leyn,et al.  An efficient DC root solving algorithm with guaranteed convergence for analog integrated CMOS circuits , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[15]  R. Fletcher.  Practical Methods of Optimization , 1988 .

[16]  L. Ingber.  Very fast simulated re-annealing , 1989 .

[17]  W. Sansen,et al.  Thermally Constrained Placement of Analog and Smart Power Integrated Circuits , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.

[18]  Eric A. Vittoz,et al.  IDAC: an interactive design tool for analog CMOS circuits , 1987 .

[19]  Georges Gielen,et al.  An intelligent analog IC design system based on manipulation of design equations , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[20]  Mohamed I. Elmasry,et al.  STAIC: an interactive framework for synthesizing CMOS and BiCMOS analog circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[21]  Rob A. Rutenbar,et al.  MAELSTROM: efficient simulation-based synthesis for custom analog cells , 1999, DAC '99.

[22]  Georges Gielen,et al.  Analog layout generation for performance and manufacturability , 1999 .

[23]  Francisco V. Fernández,et al.  A Statistical Optimization-based Approach For Automated Sizing Of Analog Cells , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[24]  Alberto L. Sangiovanni-Vincentelli,et al.  Automation of IC layout with analog constraints , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[25]  Georges Gielen,et al.  A performance-driven placement tool for analog integrated circuits , 1995 .

[26]  Ramesh Harjani,et al.  Feasibility and performance region modeling of analog and digital circuits , 1996 .

[27]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[28]  John M. Cohn.  Analog Device-Level Layout Automation , 1994 .

[29]  Rob A. Rutenbar,et al.  Synthesis of high-performance analog circuits in ASTRX/OBLX , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[30]  Georges G. E. Gielen,et al.  A power estimation model for high-speed CMOS A/D converters , 1999, DATE '99.

[31]  Rob A. Rutenbar,et al.  ANACONDA: robust synthesis of analog circuits via stochastic pattern search , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[32]  Willy M. C. Sansen,et al.  Low-noise wide-band amplifiers in bipolar and CMOS technologies , 1990, The Kluwer international series in engineering and computer science.

[33]  Belén Pérez-Verdú,et al.  A vertically integrated tool for automated design of /spl Sigma//spl Delta/ modulators , 1995 .

[34]  Georges G. E. Gielen,et al.  A flexible topology selection program as part of an analog synthesis system , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[35]  Georges Gielen,et al.  Analog routing for manufacturability , 1996, Proceedings of Custom Integrated Circuits Conference.

[36]  Francisco V. Fernández,et al.  Efficient symbolic computation of approximated small-signal characteristics of analog integrated circuits , 1995, IEEE J. Solid State Circuits.

[37]  Georges Gielen,et al.  Symbolic analysis for automated design of analog integrated circuits , 1991, The Kluwer international series in engineering and computer science.

[38]  Rob A. Rutenbar,et al.  OASYS: a framework for analog circuit synthesis , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[39]  P.R. Gray,et al.  OPASYN: a compiler for CMOS operational amplifiers , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[40]  Robert Hooke,et al.  `` Direct Search'' Solution of Numerical and Statistical Problems , 1961, JACM.

[41]  G. Van der Plas,et al.  EsteMate: a tool for automated power and area estimation in analog top-down design and synthesis , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[42]  P. Wambacq,et al.  Efficient symbolic computation of approximated small-signal characteristics , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[43]  Christofer Toumazou,et al.  Analog IC design automation. I. Automated circuit generation: new concepts and methods , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..