A Novel Read Scheme for Read Disturbance Suppression in 3D NAND Flash Memory

A new read scheme is proposed to suppress read disturbance in unselected strings of three-dimensional (3D) vertical channel flash memories. This new scheme decreases the channel potential difference between select word-line (WL) and adjacent WL by more than 20% and the read disturb due to hot carrier injection in adjacent WL of selected WL is suppressed effectively by about 95%. Meanwhile, boosted channel potential during read operation has been preserved to improve soft programming read disturbance by more than 85% in non-adjacent unselected memory cells, owing to the reduced electric field across tunnel oxide. Compared with the conventional scheme, the proposed scheme leads to a significant improvement in read disturbance characteristics with a shorter read period as well as a simplified waveform of read operation.

[1]  Y. Iwata,et al.  Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory , 2007, 2007 IEEE International Electron Devices Meeting.

[2]  Myounggon Kang,et al.  Improving Read Disturb Characteristics by Self-Boosting Read Scheme for Multilevel NAND Flash Memories , 2009 .

[3]  Chilhee Chung,et al.  Highly reliable vertical NAND technology with biconcave shaped storage layer and leakage controllable offset structure , 2010, 2010 Symposium on VLSI Technology.

[4]  Byung-Gook Park,et al.  Suppression of Read Disturb Fail Caused by Boosting Hot Carrier Injection Effect for 3-D Stack NAND Flash Memories , 2014, IEEE Electron Device Letters.

[5]  Ken Takeuchi,et al.  A Double-Leve1- V th Select Gate Array Architecture for Multilevel NAND Flash Memories , 1996 .

[6]  Jeong-Don Ihm,et al.  256 Gb 3 b/Cell V-nand Flash Memory With 48 Stacked WL Layers , 2017, IEEE Journal of Solid-State Circuits.

[7]  Shinsugita-cho Isogo-ku,et al.  Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory , 2007 .

[8]  Hsin-Heng Wang,et al.  A New Read-Disturb Failure Mechanism Caused by Boosting Hot-Carrier Injection Effect in MLC NAND Flash Memory , 2009, 2009 IEEE International Memory Workshop.

[9]  K. Takeuchi,et al.  A double-level-V/sub th/ select gate array architecture for multi-level NAND flash memories , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[10]  Chen-Hao Huang,et al.  A New Programming Scheme for the Improvement of Program Disturb Characteristics in Scaled nand Flash Memory , 2012, IEEE Transactions on Electron Devices.

[11]  Myounggon Kang,et al.  Improving Read Disturb Characteristics by Using Double Common Source Line and Dummy Switch Architecture in Multi Level Cell NAND Flash Memory with Low Power Consumption , 2011 .