BIST generators for sequential faults
暂无分享,去创建一个
[1] Edward J. McCluskey,et al. TWO-PATTERN TEST CAPABILITIES OF AUTONOMOUS TPG CIRCUITS , 1991, 1991, Proceedings. International Test Conference.
[2] D. M. Miller,et al. Exhaustive testing of stuck-open faults in CMOS combinational circuits , 1988 .
[3] Jon C. Muzio,et al. Determination of minimal cost one-dimensional linear hybrid cellular automata , 1991 .
[4] D. Michael Miller,et al. The analysis of one-dimensional linear cellular automata and their aliasing properties , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[5] Corot W. Starke,et al. Built-In Test for CMOS Circuits , 1984, ITC.
[6] F. Brglez,et al. A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .
[7] Howard C. Card,et al. Cellular automata-based pseudorandom number generators for built-in self-test , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..