A communication architecture for complex runtime reconfigurable systems and its implementation on spartan-3 FPGAs

In this paper, we present and analyze a sophisticated communication architecture that allows to integrate many different modules into a system by FPGA reconfiguration at runtime. Furthermore, we examine how this architecture can be implemented on low-cost Spartan-3 devices. It will be demonstrated that modules can be exchanged in a system without disturbing the communication architecture. The paper points out, that the capabilities of Spartan-3 FPGAs are sufficient to build complex reconfigurable systems.

[1]  Christian Haubelt,et al.  Efficient Reconfigurable On-Chip Buses for FPGAs , 2008, 2008 16th International Symposium on Field-Programmable Custom Computing Machines.

[2]  Ulrich Rückert,et al.  Study on column wise design compaction for reconfigurable systems , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[3]  Marco Platzner,et al.  A Runtime Environment for Reconfigurable Hardware Operating Systems , 2004, FPL.

[4]  Hartmut Schmeck,et al.  RMB-a reconfigurable multiple bus network , 1996, Proceedings. Second International Symposium on High-Performance Computer Architecture.

[5]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[6]  Ney Laert Vilar Calazans,et al.  Core communication interface for FPGAs , 2002, Proceedings. 15th Symposium on Integrated Circuits and Systems Design.

[7]  Ulrich Rückert,et al.  System-on-programmable-chip approach enabling online fine-grained 1D-placement , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[8]  Oliver Diessel,et al.  COMMA: A Communications Methodology for Dynamic Module Reconfiguration in FPGAs , 2006, 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[9]  Mario Porrmann,et al.  Dedicated module access in dynamically reconfigurable systems , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.

[10]  Jürgen Teich,et al.  ReCoBus-Builder — A novel tool and technique to build statically and dynamically reconfigurable systems for FPGAS , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[11]  Klaus D. Müller-Glaser,et al.  Rapid Prototyping Design Acceleration Using a Novel Merging Methodology for Partial Configuration Streams of Xilinx Virtex-II FPGAs , 2006, Seventeenth IEEE International Workshop on Rapid System Prototyping (RSP'06).

[12]  Mario Porrmann,et al.  Design of Homogeneous Communication Infrastructures for Partially Reconfigurable FPGAs , 2007, ERSA.

[13]  Vaughn Betz,et al.  The Stratix II logic and routing architecture , 2005, FPGA '05.

[14]  Jürgen Teich,et al.  DyNoC: A dynamic infrastructure for communication in dynamically reconfugurable devices , 2005, International Conference on Field Programmable Logic and Applications, 2005..

[15]  Eduardo de la Torre,et al.  Straight method for reallocation of complex cores by dynamic reconfiguration in Virtex II FPGAs , 2005, 16th IEEE International Workshop on Rapid System Prototyping (RSP'05).

[16]  Jürgen Teich,et al.  A practical approach for circuit routing on dynamic reconfigurable devices , 2005, 16th IEEE International Workshop on Rapid System Prototyping (RSP'05).

[17]  Jürgen Becker,et al.  Real-time LUT-based network topologies for dynamic and partial FPGA self-reconfiguration , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).

[18]  Jürgen Becker,et al.  An FPGA run-time system for dynamical on-demand reconfiguration , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..