A VLSI floorplanner based on 'balloon' expansion

A novel floorplanning method is presented that models blocks as rectangular 'balloons', which are gradually expanded to determine their shapes and placement. Unlike the existing approaches, which assume the floorplan to be a slicing structure or which never handle fixed-shaped blocks, this method can handle fixed-shaped blocks as well as variable-shaped blocks on a general (non-slicing) layout structure. Experimental results show that the proposed method works effectively and gives an accurate estimate of chip area with only 3 to 6 percent difference from final layout, especially when the fixed- and variable-shaped blocks are mixed.<<ETX>>

[1]  William R. Heller,et al.  The Planar Package Planner for System Designers , 1982, DAC 1982.

[2]  C. L. Liu,et al.  A New Algorithm for Floorplan Design , 1986, DAC 1986.

[3]  Maurice Hanan,et al.  Some experimental results on placement techniques , 1976, DAC.

[4]  Stephen W. Director,et al.  Mason: A Global Floorplanning Approach for VLSI Design , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Martin D. F. Wong,et al.  Efficient Floorplan Area Optimization , 1989, 26th ACM/IEEE Design Automation Conference.

[6]  Ikuo Harada,et al.  CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.