Engineering Change Orders or ECOs are all too prevalent in ASIC design. Unfortunately there are few tools that directly support these “last minute” changes to a design. So it’s left to us humans to figure out a solution. This paper will cover the ad hoc solutions that have been developed for implementing ECOs. Topics to be covered: • basic definitions: the types of ECOs • where in the flow to make the change • advanced netlist dissection techniques • implementing large ECOs using thousands of gates • equivalence checking: your best friend • back-end issues • why ECOs are really a management problem, and how to deal with it
[1]
John R. Gregg,et al.
Ones and zeros
,
1998
.
[2]
马克·E·马斯特,et al.
Integrated circuit wiring
,
1997
.
[3]
T.Louise M. Kidder.
The Soul of a New Machine
,
1981
.
[4]
L. Arditi.
Late Design Changes ( ECOs ) for Sequentially Optimized High-Level Esterel Designs
,
2004
.
[5]
Steve Golson,et al.
State Machine Design Techniques for Verilog and VHDL
,
1998
.
[6]
Robert K. Brayton,et al.
Incremental Methods for Formal Verification and Logic Synthesis
,
1996
.
[7]
D. Dreibelbis.
The Hidden Benefits of IBM ASICs : Part 1
,
2022
.