Port interference faults in two-port memories

A two-port memory contains two similar ports, which can be accessed separately and independent of each other. In this paper, logical fault models are derived for the effect of shorts between the ports. The result is a set of new fault models, based on circuit simulation, together with a new test.

[1]  Georgi Gaydadjiev,et al.  March LR: a test for realistic linked faults , 1996, Proceedings of 14th VLSI Test Symposium.

[2]  T. Chen,et al.  Assessing SRAM test coverage for sub-micron CMOS technologies , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).

[3]  Manuel J. Raposa.  Dual port static RAM testing , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[4]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[5]  Michael Nicolaidis,et al.  Testing complex couplings in multiport memories , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Said Hamdioui,et al.  Consequences of port restrictions on testing two-port memories , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[7]  Benoit Nadeau-Dostie,et al.  Serial interfacing for embedded-memory testing , 1990, IEEE Design & Test of Computers.

[8]  Said Hamdioui,et al.  Fault models and tests for two-port memories , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).