Compressed pattern diagnosis for scan chain failures

In scan based designs, 10%-30% defects are in scan chains. Hence scan chain fault diagnosis becomes an important process for silicon debug and yield ramp up. With embedded compression techniques getting popular, chain diagnosis on devices with the embedded compression techniques becomes a challenge. In this paper, we provide a general methodology that can be applied for performing chain diagnosis in the context of any embedded compression techniques with any existing chain diagnosis algorithms. The proposed methodology enables seamless reuse of the existing chain diagnosis infrastructure with compressed test data. Experimental results show that with compressed patterns, the chain diagnosis resolution can be enhanced up to one order of magnitude with only 25% of failure cycles collected from ATE, compared to the diagnosis results with uncompressed patterns

[1]  Sudhakar M. Reddy,et al.  Statistical diagnosis for intermittent scan chain hold-time fault , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[2]  Kevin Stanley,et al.  High-Accuracy Flush-and-Scan Software Diagnostic , 2001, IEEE Des. Test Comput..

[3]  S. Narayanan,et al.  An efficient scheme to diagnose scan chains , 1997, Proceedings International Test Conference 1997.

[4]  Subhasish Mitra,et al.  X-compact: an efficient response compaction technique for test cost reduction , 2002, Proceedings. International Test Conference.

[5]  Minesh B. Amin,et al.  X-tolerant compression and application of scan-atpg patterns in a bist architecture , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[6]  Nilanjan Mukherjee,et al.  Embedded deterministic test for low cost manufacturing test , 2002, Proceedings. International Test Conference.

[7]  Janusz Rajski,et al.  Compactor independent direct diagnosis , 2004, 13th Asian Test Symposium.

[8]  Geetani Edirisooriya,et al.  Diagnosis of scan path failures , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[9]  R. J. McNulty,et al.  Partner SRLs for improved shift register diagnostics , 1992, Digest of Papers. 1992 IEEE VLSI Test Symposium.

[10]  Yuejian Wu,et al.  Diagnosis of scan chain failures , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[11]  Wu-Tung Cheng,et al.  Intermittent scan chain fault diagnosis based on signal probability analysis , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[12]  Srikanth Venkataraman,et al.  A technique for fault diagnosis of defects in scan chains , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[13]  Sandip Kundu.  Diagnosing scan chain faults , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Brion L. Keller,et al.  Extending OPMISR beyond 10x Scan Test Efficiency , 2002, IEEE Des. Test Comput..