论文信息 - Embedded SRAM trend in nano-scale CMOS

Embedded SRAM trend in nano-scale CMOS

This paper describes an SRAM scaling trend in terms of bit-cell size and operating voltage (Vdd) in a nano-scale process generation. The key design solutions to extend a 6T SRAM lifetime are reviewed and discussed including a possible bit cell scaling trend comparing with an 8T SRAM as one of the successors. Each dependency of 3 key margins of write margin (WRM), static noise margin (SNM), and cell current (Icell) on the scaling ratio of Vdd and MOSFET channel feature size has been shown to clarify the real issues in the scaling. The bit cell area scaling trends of 6T and 8T SRAMs are predicted. It has been shown that the area of 6T will be getting closer to that of 8T at 32 nm and should cross over around 22 nm.

H. Yamauchi

[1] K. Ishibashi,et al. A 65 nm SoC Embedded 6T-SRAM Design for Manufacturing with Read and Write Cell Stabilizing Circuits , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[2] Hiroyuki Yamauchi,et al. A Differential Cell Terminal Biasing Scheme Enabling a Stable Write Operation against a Large Random Threshold Voltage (Vth) Variation , 2006, IEICE Trans. Electron..

[3] Hiroyuki Yamauchi,et al. A 1R/1W SRAM Cell Design to Keep Cell Current and Area Saving against Simultaneous Read/Write Disturbed Accesses , 2007, IEICE Trans. Electron..

[4] Hiroyuki Yamauchi,et al. A 45nm dual-port SRAM with write and read capability enhancement at low voltage , 2007, 2007 IEEE International SOC Conference.

[5] N. Vallepalli,et al. A 3-GHz 70-mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply , 2005, IEEE Journal of Solid-State Circuits.

[6] Akira Matsuzawa,et al. A 0.5 V single power supply operated high-speed boosted and offset-grounded data storage (BOGS) SRAM cell architecture , 1997, IEEE Trans. Very Large Scale Integr. Syst..