Power-Aware Bus Encoding Techniques for I/O and Data Buses in an Embedded System

Microprocessors with built-in Liquid Crystal Device (LCD) controllers and equipped with Flash ROM are common in mobile computing applications. In the first part of the paper, a software-only encoding technique is proposed to reduce the power consumption of the processor-memory bus when displaying an image on the LCD. Based on the translation mechanism of the LCD controller, the approach of this paper is to start with the palette as a coding table for the pixel buffer and then reassign the codes according to the image characteristics. Experimental results prove the efficacy of this approach; power reduction reaches 29% for text-based and 17% for graphics-based images. In the second part of the paper, another software-only encoding technique is presented to reduce the transitions on the processor-Compact Flash bus. The device driver in a Linux operating system is modified to perform Bus-Invert encoding when the data is read from or written to a Compact Flash file system. With minimal software overhead, the transitions on the bus are reduced by up to 25%.

[1]  Deog-Kyoon Jeong,et al.  A multi-level multi-phase charge-recycling method for low-power AMLCD column drivers , 2000, IEEE Journal of Solid-State Circuits.

[2]  Wei-Chung Cheng,et al.  Power-optimal encoding for a DRAM address bus , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Kiyoung Choi,et al.  Partial bus-invert coding for power optimization of system level bus , 1998, ISLPED '98.

[4]  Chul-Hi Han,et al.  Pixel arrangement for low-power dot inversion liquid crystal display panels , 1998 .

[5]  H. T. Hu.  Comb filtering of noisy speech using overlap-and-add approach , 1998 .

[6]  A. Prabhu.  Strategies for competing in today's market , 1994, IEEE Design & Test of Computers.

[7]  Luca Benini,et al.  System-level power optimization of special purpose applications: the Beach Solution , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[8]  Wei-Chung Cheng,et al.  Power-optimal encoding for DRAM address bus (poster session) , 2000, ISLPED '00.

[9]  Mircea R. Stan,et al.  Bus-invert coding for low-power I/O , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Chi-Ying Tsui,et al.  Low-power state assignment targeting two- and multilevel logic implementations , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Kaushik Roy,et al.  SYCLOP: synthesis of CMOS logic for low power applications , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[12]  Tomás Lang,et al.  Exploiting the locality of memory references to reduce the address bus energy , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[13]  Chi-Ying Tsui,et al.  Saving power in the control path of embedded processors , 1994, IEEE Design & Test of Computers.